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Abstract
The demand for continuous improvement of computation speed, power efficiency and complexity of
logic circuits made of metal-oxide-semiconductor field-effect-transistors (MOSFET) has been satis-
fied over a few decades by scaling the device dimensions. Whereas the the energy per logic transition
was lowered by a smaller supply voltage VDD, a further reduction of the energy consumption in the
idle states is subject to fundamental limitations of the MOSFET physics. The inverse subthreshold
slope SS, that determines the Ion/Ioff ratio between the on- and off-state gate voltage difference
(∆VDD), is limited. As a consequence, the scaling of the threshold voltage VTH , a method to re-
duce the supply voltage of the device, yields in an exponential increase of the off-state current Ioff .
State of the art CMOS architectures are already approaching the lower limit of VTH and VDD. A
concept for energy efficient transistors is represented by tunneling field-effect-transistors (TFETs),
which can provide small SS especially for small gate voltages VG. Theoretically, the minimum
inverse subthreshold slope is not limited in a TFET. The current is controlled by modulating the
thickness of a potential barrier for band-to-band tunneling (BTBT) at the source of the TFET.
This approach is mostly independent of the thermal distribution of carriers that limits SS due to
thermionic emission over a gate voltage controlled potential barrier in a MOSFET.
In experiments, however, small Ion and poor subthreshold slopes are observed in many Si
based TFETs. The tunneling transmission calculated by using the Wentzel-Kramers-Brillouin
approximation describes important parameters for the design of the TFETs. The semiconductor
material parameters like the band gap EG and the tunneling mass m
∗ have to be small, furthermore,
the TFET has to be designed with good electrostatics and steep doping profiles. Epitaxial (epi-
)silicides in combination with doping segregation (DS) in the source and drain of high-κ/metal gate
nanowire (NW) TFETs on strained silicon are proposed to improve the performance of Si TFETs.
First MOSFETs and Schottky diodes are characterized to study the physics of epitaxial sili-
cides and DS. In planar Schottky barrier (SB) MOSFETs the scalability of the channel length with
epi-NiSi2 is demonstrated and the effect of the Schottky barrier on the channel potential is studied.
Trigated NW MOSFETs with improved electrostatics and dopant segregation in epi-NiSi2 are fabri-
cated to determine the impurity concentration and gradient at the source and drain junctions. The
knowledge of junction formation by DS is transferred to planar, trigate and gate-all-around (GAA)
TFETs and physical characteristics are elaborated by temperature dependent DC measurements
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from 70 K to 400 K, pulsed measurements as well as by simulations. By using a tilted implantation
into the silicide and the use of phosphorus, the diffusion temperature is significantly lowered and
the amount of crystal defects is reduced. The effect of trap assisted tunneling TAT is studied by
activation energy extraction and in time resolved measurements. An approach to minimize the
contribution of TAT by improving the electrostatics is demonstrated. Improved tunneling trans-
mission caused by local tensile strain at the junctions stemming from metal gate induced stress in
addition to biaxially strained silicon on insulator (sSOI) substrate is illustrated.
Simulations confirm the experimental results with respect to Schottky barrier tunneling (SBT),
BTBT, TAT and local strain. After adjusting the simulation parameters to experimental results a
new device layout is proposed as a concept to outperform MOSFET logic in low power applications.
A locally tensile-strained TFET with a low doped drain based on epitaxial silicide contacts is
proposed that combines a quasi-hetero structure energy band alignment with asymmetrical doping
and low resistive electrical contacts.
The devices fabricated in this work demonstrate the applicability in logic circuits. As a demon-
stration n- and p-channel complementary (C)TFET inverters are fabricated and characterized. A
steep transition to a low supply voltage of 0.2 V with a large noise margin and gain is observed,
showing the potential for low power applications. For the first time the transient response of CT-
FETs on sSOI is measured. Simulations demonstrate that a modified metal gate workfunction can
fully compensate degradation due to ambipolar behavior.
Kurzfassung
Der Bedarf an einer kontinuierlichen Steigerung der Rechengeschwindigkeit, Energieeffizienz und der
Komplexita¨t von Logikschaltungen aus Metall-Oxid-Halbleiter-Feldeffekt-Transistoren (MOSFET)
wurde u¨ber viele Jahrzehnte durch Skalieren der Transistorabmessungen erfu¨llt. Wa¨hrend eine Ver-
ringerung der Versorgungsspannung VDD zu einem geringeren Energieaufwand pro Schaltvorgang
fu¨hrt, unterliegt eine weitere Reduzierung des Energieverbrauchs in den Leerlaufzusta¨nden grundle-
genden Beschra¨nkungen der physikalischen Vorga¨nge in MOSFETs. Die inverse Unterschwellenstei-
gung SS, die das Ion/Ioff Verha¨ltnis zwischen der An- und Auszusta¨nde pro Spannungsdifferenz
(∆VDD) beschreibt, ist begrenzt. Zwar kann die Schwellenspannung VTH reduziert werden, das
wu¨rde aber in einem exponentiellen Anstieg des Ausstroms Ioff resultieren. Handelsu¨bliche CMOS
Architekturen na¨hern sich schon heute der unteren Grenze von VTH und damit VDD. Ein Konzept
eines energieeffizienten Transistors ist der Tunnelfeldeffekttransistor (TFET), der kleinere SS vor
allem fu¨r kleine Gate-Spannungen VG zur Verfu¨gung stellen kann.
Theoretisch ist die kleinste inverse Schwellensteigung in TFETs nicht beschra¨nkt. Der Strom
wird durch ein Modulieren der Dicke der Potentialbarriere fu¨r das Band zu Band tunneln (BTBT) an
der Source des TFETs gesteuert. Dieser Ansatz ist vor allem unabha¨ngig von der Energieverteilung
der Ladungstra¨ger, die die SS durch thermische Emission u¨ber eine Gate-Spannung gesteuerte
Potentialbarriere in einem MOSFET begrenzt.
Im Experiment jedoch werden in vielen Si basierten TFETs kleine Ion und schlechte Unter-
schwellenspannungssteigungen beobachtet. Die Tunneltransmission kann mithilfe der Wentzel-
Kramers-Brillouin (WKB) Na¨herung berechnet werden, die wichtige Parameter fu¨r die Beschaf-
fenheit der Dotierstoffu¨berga¨nge liefert. Die Materialparameter wie die Bandlu¨cke EG und die
Tunnelmasse m∗ sollten klein sein. Zusa¨tzlich muss der TFET eine gute Elektrostatik und steile
Dotierstoffprofile aufweisen. Basierend auf der Verwendung von epitaktischen Siliziden und mittels
Dotierstoffseregation (DS) ko¨nnen high-κ/Metall-Gate Nanodraht (NW) TFETs auf verspanntem
Silizium das Schaltverhalten von Si TFETs verbessern.
Zuna¨chst werden MOSFETs und Schottkydioden charakterisiert, um die Physik der epitak-
tischen (epi-)Silizide und DS zu studieren. In planaren Schottky-Barriere (SB) MOSFETs wird
die Skalierbarkeit der Kanalla¨nge mit epi-NiSi2 nachgewiesen und der Effekt der Schottky-Barriere
auf das Kanalpotential untersucht. NW MOSFETs mit verbesserter Elektrostatik (Trigate) und
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Dotierstoffsegregation in epi-NiSi2 werden hergestellt, um die Dotierstoffkonzentration und den
Dotierstoffgradienten an den Source- und Drain-U¨berga¨ngen zu bestimmen.
Das Konzept der Dotierstoffsegregation wird auf planare, Trigate und Gate-all-around
(GAA) TFETs u¨bertragen und die physikalischen Eigenschaften durch temperaturabha¨ngige DC-
Messungen von 70 K bis 400 K, gepulste Messungen und in Simulationen untersucht. Dabei wird
durch verkippte Implantationen, das Implantieren ins Silizid und durch die Verwendung von Phos-
phor die Diffusionstemperatur erheblich gesenkt und die Anzahl der Kristalldefekte verringert.
Die Auswirkung des sto¨rstellenunterstu¨tzten Tunnelvorganges (TAT) wird im Hinblick auf die Ak-
tivierungsenergie und in zeitaufgelo¨sten Messungen untersucht. Ein Ansatz, den Beitrag von TAT
durch die Verbesserung der Elektrostatik zu minimieren, wird demonstriert. Die Tunneltransmis-
sion wird durch vom Metall-Gate induzierte lokale Verspannung an Source und Drain und zusa¨tzlich
durch die Verwendung von biaxial verspanntem Silizium auf Isolator (sSOI) Substrat verbessert.
Simulationen besta¨tigen die Versuchsergebnisse in Bezug auf SB-tunneln (SBT), BTBT, TAT
und den Effekt der lokalen Verspannung. Nach einer Kalibration der Simulationsparameter auf
die experimentellen Ergebnisse wird ein neues TFET Konzept fu¨r energieeffiziente Schaltungen
entwickelt. Ein lokal zugverspannter TFET mit einer niedrig dotierten Drain basierend auf epi-
Silizidkontakten mit quasi-Heterostruktur Energiebandausrichtung und asymmetrischer Dotierstof-
fkonzentration sowie niedrigem Widerstand der elektrischen Kontakte wird vorgeschlagen.
Die in dieser Arbeit hergestellten TFETs ko¨nnen in einfachen logischen Schaltungen angewandt
werden. Als Demonstration werden komplementa¨re n- und p-Kanal TFETs hergestellt und charak-
terisiert. Steile U¨berga¨nge bis zu einer niedrigen Versorgungsspannung von 0,2 V sowie ein großer
Rauschabstand und eine hohe Versta¨rkung werden beobachtet. Zum ersten Mal wird das Ein-
schwingverhalten von sSOI CTFETs gemessen. Simulationen zeigen, dass eine modifizierte Metall-
Gate-Austrittsarbeit die Sto¨rungen durch das ambipolare Verhalten vollsta¨ndig kompensiert.
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Chapter 1
Introduction
Over the past decades the demand on electronic systems for various applications in the information
technology sector grew rapidly. Besides the use of personal computers as a classical workstation,
portable devices like smart phones or tablets are widely spread. Nowadays, so called smart devices
are incorporated in many kinds of applications in everyday life. They not only make life easier in
many ways, but are also used for information transfer and entertainment.
In recent years a desire for independent personal reachability and sharing of multimedia emerged.
Mobile telecommunication and the associated data processing build the fastest growing segment
in ICT technology. According to the International Telecommunications Union [1] the amount of
broadband subscriptions climbed from 4% in 2007 to 30% in 2013 of 100 inhabitants worldwide.
The corresponding mobile data traffic grew in the same timescale from ∼ 1 · 1015bytes/month in
2005 to ∼ 2·1018bytes/month in 2013 worldwide and is predicted to grow by a factor of 10 until 2019
[2]. In terms of energy consumption the network of excellence in internet science [3] determined
a total energy consumption of communication networks of 5% of the total energy consumption in
2012.
Due to the fast rising energy needed for data computation and transfer, energy efficient devices
have to be developed to keep the consumption of electrical energy as small as possible. Especially if
the energy source of a device is limited as in hand held devices, efficient electronics is required. An
essential part of the power is dissipated in the core during computation expensive applications. In
a state of the art smart phone eight cores are being used to build the central processing unit of the
device. Although high performance and power consumption are balanced by switching cores on and
off depending on use, the energy problem is retained even if only parts of the core are active. The
energy per logic transition has to be optimized to lower the power consumption of microprocessors.
An other critical aspect in terms of energy consumption targets the heat dissipation. In shrinking
device dimensions the energy per area can be large, especially at high operation frequency.
The widely used concept to improve processor speed and to reduce power consumption over
the entire period since the invention of microprocessors in the middle of the 20th century is scaling
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Figure 1.1: Active and passive power density in recent microprocessors versus gate length.
The active power consumption changes slightly while the standby power density increases by
several orders of magnitude with shrinking device dimensions from 1 µ towards 10 mn [4].
the device dimensions apart from chip design and software developments. By reducing the critical
dimensions of the devices the resistance and capacitance are minimized. Following this concept, ever
greater technological effort is required in order to pursue scaling according the international road.
Intel recently announced that the first 3D FinFet technology introduced in 2012 can be scaled to the
14 nm node expected in 2014. However, new concepts are needed for nodes beyond 10 nm [5]. Scaling
the energy consumption by scaling the size of the device reduces the active power consumption.
Fig.1.1 reveals a small change in active power density although the packing density was significantly
increased. The standby power density shows a different behavior. Decreasing device dimensions
does not lower the static power consumption per device, and the increased packing density results
in higher power density on the chip. In state of the art microprocessors with 106 − 109 transistors
also static power consumption is becoming increasingly important. In a MOSFET the reduction of
static power consumption is limited [4]. In contrast to an ideal switch with an abrupt transition
between on and off state, the current modulation in a MOSFET underlies physical limitations. The
targeted current multiplication from the off and the on state of a MOSFET is often given by 105.
Two problems are inevitably concerning standby power reduction with MOSFETs: The minimum
supply voltage can not be lower than 0.3 V and at an on state current required to maintain a
reasonable computation speed the off state leakage is becoming a critical issue.
Therefore alternative concepts have been extensively studied as a solution for steep slope switch-
ing devices. A promising approach to evade the MOSFETs physical limitation is the exploitation
3of tunneling field effect transistors (TFET) by optimizing the tunneling transmission. The effect
of quantum mechanical tunneling follows different physical principles as classical thermal emission
and is in principle independent of temperature effects. By using the tunneling FET theoretically a
lower supply voltage can be achieved for the same current modulation of 105 at smaller off leakage.
In this thesis planar and nanowire MOSFETs and TFETs were experimentally investigated
and analyzed. A concept for TFETs with high currents and inverse subthreshold slopes will be
proposed by exploiting strained silicon and segreagtion of dopants from ultrathin Ni silicides to
form the tunneling junction. Well controlled silicon technology allows to build planar to multi-
gate nanowire layouts like trigate or gate all around (GAA) TFETs on silicon on insulator (SOI)
substrates.
This thesis encompasses 6 chapters. After introductory chapters in chapter 3 the implementa-
tion of ultra thin silicides in MOSFET architectures is elaborated in terms of scaling the device
dimensions. In a second part MOSFETs with steep doping profiles at the junctions are investigated.
In chapters 4 and 5 the developed silicide and junction technology is implemented into strained
silicon TFETs. As a first demonstration of logic applications complementary TFET inverters are
demonstrated in chapter 6.
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Chapter 2
Theoretical background
Since its invention in the 1960s the Metal Oxide Field Effect Transistor (MOSFET) is the essential
part in logic circuits. Especially the complementary n- and p- channel operation mode builds the
heart of common CMOS technology. It has become a power efficient fast switching logical device,
that has been improved continuously over the last decades. No other concept can offer the same
performance at the moment. However, the possibilities to further reduce the energy consumption of
MOSFETs approximate physical limitations. The two logical states in a MOSFET are given with a
conducting state Ion and a resistive state Ioff between source and drain of the device. Both states
were switched by an electric field applied to the gate. The efficiency of the gate field switching
the two states is the key parameter to optimize its power consumption. In this chapter the most
important device physics of MOSFETs is illustrated and pointed on the energy scalability. In a
second step the TFET is introduced. The working principles are explained and compared to the
MOSFET. The focus is on the different physical mechanisms of carrier injection into the channel.
The variation of the tunneling barrier can be switched more efficiently than a diffusion barrier of
a MOSFET. Moreover, the most critical fabrication issues are discussed, and solutions elaborated
within this thesis are presented.
2.1 The MOSFET
In a MOSFET, the gate modulates an energy barrier between the source and the channel. The
source contact typically is grounded, the control voltage is applied to the gate electrode that is
electrically insulated from the channel. If the drain voltage is applied, carriers travel from source to
the drain by drift and diffusion mechanism. The limits of MOSFET operation can approximately
be calculated with the 1D Landauer formalism [6]. It is a one dimensional approach that ignores
additional effects like carrier scattering in the channel of the device. The drain and source currents
are equal if the gate leakage is neglected:
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IS = ID =
2q
h
∞∫
−∞
T (E)[fs(E)− fd(E)]dE, (2.1)
where q is the electron charge and h the Planck constant. [fs(E)−fd(E)] is the difference of the
Fermi distribution in the source and the channel of the device. T (E) depicts an energy dependent
transmission coefficient in this formalism. By setting T (E) = 0 if carriers are below the energy
level in the source and T (E) = 1 for energy larger than Φch equation 2.1 is simplified by setting the
lower limit of the integral to Φch. If the channel potential is larger than the source Fermi energy
(E >> µs), the Fermi distribution can be replaced by Boltzmann distribution as
ID ≈ 2q
h
∞∫
Φch
exp
(
−E − µs
kBT
)
dE =
2qkBT
h
exp
(
−µs − Φch
kBT
)
, (2.2)
with µs being the Fermi level of the source. E >> µs is valid in the subthreshold regime where
the device switches into the off state. The measure for switching the channel by the gate potential
is the inverse subthreshold slope SS. It indicates the voltage difference of the gate voltage VG to
modify the current by a factor of 10 and can be calculated in the following way:
SS =
(
∂ log ID
∂VG
)−1
= kBT ln(10)
(
∂Φch
∂VG
)−1
. (2.3)
The derivative ∂Φch∂VG the surface potential variation has to be taken into account. It can be
calculated from the applied voltage and the voltage drop at the gate oxide layer. At the oxide
layer the capacitance is devided into the oxide capacitance Cox and the depletion capacitance Cdepl
stemming from charges at the silicon surface:
Φch = qVG
(
Cox
Cox + Cdepl
)
. (2.4)
Including equation 2.4 into equation 2.3 yields for the inverse subthresholdslope SS:
SS = kBT ln(10)
(
1 +
Cdepl
Cox
)
300 K≈ 60 mV/dec. (2.5)
At 300 K SS has its minimum value of 60 mV/dec when the oxide capacitance is large compared
to the depletion capacitance in the channel. Thus, a change in the drain current of a factor of
10 requires a gate voltage difference of at least 60 mV at room temperature. The high energy
Fermi tail of the carrier distribution (here approximated by a Boltzmann distribution) gives the
physical limitation for the MOSFETs energy efficiency. A minimum VG = 0.3 V has to be applied
to obtain a current change of 105 that is needed to sufficiently separate the two states in a device.
In logic applications the MOSFETs operate mostly in saturation regime, where the average slope
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Figure 2.1: Transfer characteristics of a MOSFET indicating an exponential increase of
Ileak with lowering VTH .
is much above 60 mV/dec obtained at low ID. Moreover, a high drive current has to be achieved
to ensure fast switching of MOSFET circuits. In short channel devices the delay of the device can
be expressed as
τ ∝ L
vsat
· VDD
VDD − VTH , (2.6)
where L is the device length, vsat the saturation velocity, VDD = VG = VD the supply voltage
determined by gate and drain voltage and VTH the threshold voltage of the MOSFET. The difference
VDD − VTH is called the gate overdrive Vov. Equation 2.6 illustrates the requirements for small
delay in a device: small LG and VDD, high Vsat and Vov. In principle the saturation velocity is
material specific but depends on the channel length in quasi ballistic transport [7]. Scaling the
gate length and the gate capacitance are the most common method to improve the delay time of a
MOSFET. Reducing the operating voltage VDD improves the delay since the charges stored in the
devices depend on the applied voltage. The gate overdrive, however, has to be as large as possible
to provide a large drain current. A low VDD and maintaining the switching performance is possible
by lowering the threshold voltage VTH of the device. Fig.2.1 demonstrates schematically the effects
of decreasing VTH . The same on-current is observed at a V
′
DD = VDD−∆VTH . The leakage current
Ileak at VG = 0 V increases exponentially by 60 mV/dec (eq. 2.5).
In terms of power dissipated in a MOSFET that is switched at a frequency f two contributions
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have to be considered. The dynamic power Pdyn and the static leakage power Pstat are given as
P = Pdyn + Pleak ≈ fCLV 2DD + IleakVDD. (2.7)
A trade off between low supply voltage VDD and the acceptable static leakage current has to be
made. Dependent on the application of the device, either a lower Pdyn by lowering VDD for circuits
that are mostly active, or a low Ileak and a larger VDD for circuits with larger idle times represent
the most power efficient solution in a circuit. To fabricate a fast circuit with a low Ileak at a small
VDD is not possible with MOSFETs due to the limitation of the subthreshold slope.
2.2 Principles of the Tunnel Field Effect Transistor
The TFET consists of a reversely biased gated p-i-n diode. BTBT tunneling occurs if a sufficient
potential difference between the doped Si source and the channel is applied. To enlighten the
fundamentals of TFET operation we consider again the Landauer equation. The difference to a
MOSFET is that the integral is performed within an energy interval ∆Φ. In a simple assumption
the drain current through the barrier is determined by a transmission coefficient T (E), independent
of the wave vektor k
ID =
2q
h
∆Φ∫
0
T (E)[fs − fd]dE, (2.8)
where T (E) corresponds to the tunneling probability, [fs−fd] to the difference of Fermi distributions
of source and drain region. The integral has to be solved within the band energy overlap from EsC
and EchV (p-TFET) as ∆Φ = E
ch
V − EsC . Fig.2.2 shows the energy band overlap region of a TFET.
The channel potential is shifted up or down by the gate voltage VG to control ∆Φ. By applying
Wentzel-Kramers-Brillouin (WKB) approximation the BTBT probability T (E) can be estimated.
A triangular shaped barrier is assumed and can be divided in energy independent barriers (right
image in Fig.2.2). In this approach the tunneling distance d is assumed to be independent of E
over the range of ∆Φ.
The solution for a 1D Schro¨dinger equation for the transmission of a carrier by WKB is given
by:
TWKB(E) = exp
−2 d∫ √2m∗Φ(x)− E
~2
dx
 , (2.9)
where d corresponds to the tunneling distance of the barrier and Φ(x) to the shape of the triangular
barrier. Introducing the screening length λ = λdop + λch to the tunneling process the integral can
be solved:
TWKB(E) ≈ exp
(
−(λdop + λch)
4
√
2m∗E3/2G
3~(∆Φ + EG)
)
. (2.10)
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Figure 2.2: Triangular shaped tunneling barrier at the source of a n-channel TFET. The
tunneling distance d is constant in the energy range over ∆Φ, the transmission coefficient is
calculated by WKB-approximation.
The reduced tunneling mass m∗ and the energy band gap EG are material parameters affecting
the tunneling probability. m∗ is related the effective mass of electrons me and holes mh due to
the wave function overlap in the electron-hole pair generation. λ is the screening length of the
electrical potential consisting of two contributions. λdop reflects the depletion length of the source
contact and λch is determined by the device architecture. The derived tuneling probability is an
approximation for energy independent transmission neglecting momentum transfer for a constant
electric field. Despite the strong simplification, useful relations can be identified.
2.2.1 Subthreshold characteristics
This energy window acts as a filter for the tunneling carriers by cutting off the high and low energy
tails of the Fermi distribution function. In essence, this feature lifts the 60 mV/dec limitation for
TFETs. To calculate the current in through the BTBT junction, the tunneling probability can be
included in equation 2.8:
ID =
2q
h
TWKB
∆Φ∫
0
[fs − fd]dE = 2q
2pi~
TWKBF (∆Φ). (2.11)
F (∆Φ) corresponds to the integral over the distribution functions. From equation 2.11 the sub-
threshold slope can be estimated:
S = ln(10)
(
∂ log(ID)
∂VG
)−1
=
ln(10)
q
(
1
TWKB
∂TWKB
∂∆Φ
+
1
F (∆Φ)
∂F (∆Φ)
∂∆Φ
)−1
. (2.12)
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Equation 2.12 shows a strong dependence of the subthreshold slope to∆Φ. Two contributions are
identified. The first stemming from the TWKB and the second from the integral over the Fermi
functions F (∆Φ). For applications, the tunneling probability should be very large close to 1. In
this case the impact of the first term in equation 2.12 vanishes and the slope is determined by F .
Expanding F for small ∆Φ yields [8]:
S =
ln(10)
q
∆Φ ∝ VG (2.13)
The slope dependends linearly on the applied gate voltage. Low substhreshold swings are possible
in the regime of ∆Φ→ 0. The average slope, however degrades with increasing VG. Fig.2.3 shows
schematically the ID − VG characteristics of a TFET compared to MOSFETs. With the small
inverse subthreshold slope of a TFET a reduction of VDD can be achieved without increasing the
leakage at VG = 0 V.
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Figure 2.3: Schematic transfer characterisics of a MOSFET compared to a steep slope
TFET. A reduction of the averaged subthreshold slope Savg can lead to low Ileak and large
Ion while lowering VDD.
2.2.2 Ambipolar behavior
In a symmetrically doped n+-Si/i-Si/p+-Si device, the energy window ∆Φ can open at both junc-
tions if the bands in the channel are moved up and down. Thus, the TFET operates as a n-channel
and as a p-channel device. As a consequence, a symmetrically doped TFET in n-channel mode
changes into p-channel operation if the gate voltage is negative and vice versa. The TFETs exhibit
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Figure 2.4: Ambipolar characteristics in symmetrical gated p-i-n diodes.
ambipolar behavior. Fig.2.4 illustrates the ambipolar switching in the ID − VG transfer character-
istics and the corresponding band alignment. For the p-channel (region I) BTBT occurs at the
n+-Si/i-Si and for the n-channel at the p+-Si/i-Si junction, respectively. In region II BTBT is
avoided at both junctions, the device is in the off-state. The off-state interval of V offG is determined
by the bandgap EG, doping concentration and drain voltage. For a reversely biased gated p-i-n
diode µp > µn it can be written as:
∆V offG = (EG −∆E)/q
∆E = q|VD|+ (EpV − µp)− (EnC − µn),
(2.14)
where EpV and E
n
C are the valence and conduction band energy levels and µ
p and µn the chemical
potentials of the p+-Si and n+-Si, respectively. The set in point for the ambipolar branch depends
on the applied drain bias. At VD = 0 V the energy gap between BTBT at the source and BTBT
at drain is approximately the bandgap if (EpV −µp)− (EnC −µn) is small (Fermi-levels aligned with
the corresponding band edges). If a drain voltage is applied, the source channel potential difference
remains, but changes at the drain. Due to the additional potential between drain and channel a
smaller change in gate potential is needed for BTBT at drain. Furthermore, at VD > EG/q the
device switches directly from n- to p-channel operation.
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Figure 2.5: Illustration of parasitic off-state carrier injection mechanisms in a gated p-i-n
diode.
2.2.3 Parasitic off-state conduction
The great advantage of a TFET in comparison to a MOSFET lies in the subthreshold regime. In the
off-state, where no BTBT is observed at source/channel and drain/channel junctions, the current
is vanishingly small. However, several parasitic conduction mechanism can occur in experimental
TFETs. Fig.2.5 illustrates the parasitic carrier injection in both junctions according to minority
carrier conduction and the tunneling processes.
Minority carrier and Shockley Read Hall generation
Minority carriers stemming from source and drain of the device do not experience a potential barrier
in the off-state of the TFET. Therefore, the minority carriers have to be suppressed by sufficiently
large source and drain impurity concentration. However, minority carriers can be generated by
band-to-band carrier generation due to photons, phonons or kinetic energy from other carriers. A
larger contribution to the off-state current is the Shockley Read Hall (SRH) carrier generation via
trap states in the bandgap. In the highly doped source/drain regions traps inside the bandgap can
be occupied by carriers. In [9] the generation-recombination rate is given
RSRH =
np− n2i
(n+ n1)tp + (p− p1)tn , with
n1 = ni exp
(
ET − EF
kT
)
; p1 = ni exp
(
−ET − EF
kT
) (2.15)
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where n and p are the electron and hole concentrations, ni the intrinsic carrier concentration. tp
and tn are the carrier lifetimes of electrons and holes. ET is the level of a trap in the band gap.
The intrinsic carrier density is
ni =
√
NCNV exp
(
− EG
2kT
)
, (2.16)
where NC and NV are the densities of states in the conduction and valence bands. Combining
equation 2.16 and 2.15 shows the EG dependence of RSRH . A smaller band gap material exhibits
a larger intrinsic carrier concentration. In the depletion region of a reversely biased TFET n and p
are very low and 2.15 becomes negative, which means carriers are generated. The minimum drain
current in the device is determined by SRH and the parasitic MOSFET of minority carriers.
Phonon absorbed tunneling and trap assisted tunneling
Two tunneling mechanisms occur in the subthreshold regime of the TFET despite of the absence
of an energy band overlap ∆Φ. The indirect band-to-band tunneling process in silicon requires an
electron-phonon momentum transfer to compensate the electron and hole impulse difference. Dur-
ing the interaction the electron can absorb energy from the phonon. In [10] and [11] the transport
including phonon absorption assisted tunneling was simulated by the tight binding sp3d5s∗ method
and non-equilibrium Greens function (NEGF). For the simulations the full phonon dispersion was
assumed. Acoustic and optical phonons contribute to the scattering mechanism. The upper limit of
63 meV for the energy transfer from the phonon to the electron corresponds to transversal-optical
phonons close to the ∆-point [12]. In [10] is was calculated that the phonon-absobtion assisted
tunneling has the largest contribution in the subthreshold region. The slope SS is degraded in n-
and p-channel operation. Moreover, the occupation of phonons is larger at high T, which results in
a temperature dependend SS in TFETs. Trap assisted tunneling (TAT) describes the injection of
carriers into the channel via a trap state in the bandgap. Trap states occur especially at the highly
doped junctions [13]. Depending on the Fermi level in the junctions the traps can be occupied by
thermionic emission. In a second step, an electron or hole can be injected from an occuped trap
into the channel by quantum mechanical tunneling. In general the process can also appear by first
tunneling into a trap state, and subsequent thermionic emission into the channel.
2.2.4 Challenges for TFET fabrication
To reduce the standby and active power consumption while keeping the computational speed a
steep average slope is needed, when switching the drain current between a reasonable large Ion in
the on state and a small Ioff in the off state by applying small VG. Thus, the major task is to
break the 60 mV/dec limitation of MOSFETs at room temperature for several orders of magnitude
of current and providing large Ion. Equation 2.13 depicts that the inverse subthreshold slope SS is
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solely proportional to ∆Φ, therefore a TFET theoretically should be able to show very small SS.
In experiment however, small slopes are difficult to realize because the regime of small slopes may
be below parasitic currents such as leakage through the gate oxide or minority carriers stemming
from band-to-band carrier generation. In the presence of trap states in the bandgap SRH and trap
TAT have great influence on the device subthreshold characteristics.
Two important conditions should be fulfilled to improve switching characteristics in experimen-
tal TFETs. The gate voltage should be small, in fact, the TFET subthreshold slope is only below
60 mV/dec for very small VG. Secondly, to benefit from the small slopes of TFETs in a circuit,
ID has to be as large as possible. The magnitude of the current flowing from the TFET source to
the drain depends on the tunneling probability TWKB(EG,m
∗, λ,∆Φ) (see Eq.2.10). By tuning the
material parameters EG,m
∗ and λ a small SS at high ID can be achieved at small VG. The bandgap
EG and reduced tunneling mass m
∗ are semiconductor specific, the screening length λ = λch +λdop
is influenced by the device electrostatics and the dopant profile. In order to meet the requirements
for TFETs as an alternative for low power devices the following should be considered:
 A small λch can be achieved with a gate dielectric with a large permittivity (high-κ/metal
gate) and by multi-gated NW structures.
 In order to achieve a small λdop a steep dopant gradient is needed. Usually the dopants are
ion implanted and annealed which leads to fairly broad dopant profiles and residual defects.
Alternative techniques should be developed to obtain steep junctions. Moreover, the gate
metal has to be aligned with the source.
 Low band gap materials like InAs, InGaAs or Ge, offer smaller EG and smaller m
∗. Also
strained silicon can be used, which bears the advantage of excellent process control.
 To avoid ambipolar behavior the band to band tunneling at the drain of the TFET should
be minimized.
2.2.5 Strained silicon
A promising material for TFETs is strained silicon. It combines the advantages of silicon processing
and surface passivation with a smaller EG and m
∗ compared to unstrained Si. Both contribute
exponentially to TWKB such that small changes have a large effect. Biaxially strained (s)Si grown
on strain relaxed Si-Ge buffer layers, can be bonded on an oxidized silicon wafer. After splitting
off the SiGe containing wafer and polishing wafer with a thin strained Si layer on top of a thin
SiO2 is obtained. This so called sSOI wafers provide homogenious biaxial strain, over the whole
substrate. By introducing stressors at the silicon surface patterned layers can also be locally
strained. Patterning an sSOI layer into nanowires yields to anisotropic strain relaxation. The
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strain across the wire relaxes, whereas it is maintained along the wire [14] [15]. This causes an
uniaxial strain which will be exploited for tunneling junctions here.
In contrast to hydrostatic strain, in biaxially strained Si the shear strain along <110> direction
lifts the sub-band degeneracy of the valence and conduction bands and yields to a smaller band gap
and carrier repopulation in the sub-bands [16]. In the conduction band the six-fold degenerated ∆6
valleys of constant energy split into four ∆4 and two ∆2 levels under biaxial and uniaxial strain.
The four-fold states ∆4 along the strain direction are lifted in energy, while the two-fold states ∆2,
perpendicular to the strain direction, are lowered, if tensile strain is applied. In case of compressive
strain the conduction band energy levels show opposite behavior. The band-curvature and thus
the effective mass of electrons in the conduction band remains unaffected by strain. In the valence
band the two-fold degeneracy is repealed in the presence of strain, resulting in energy splitting
of heavy holes (hh) and light holes (lh). In contrast to the conduction band, the curvature of
the valence band is manipulated by strain. For biaxially tensile strained Si a lower hole mass is
observed [17]. Fig.2.6 schematically illustrates the effect of hydrostatic and shear strain resulting
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Figure 2.6: Energy level of valence and conduction band in tensile and compressive stress.
Biaxial strain leads to a splitting of the degernerated bands in ∆4 and ∆2 levels in the
conduction band and light and heavy hole levels in the valence bands [18] [16].
from biaxially strained Si. Corresponding calculations from deformation potential theory in [17],[19]
and [20], the energy band splitting as discussed above yields a smaller effective band gap in tensile
and compressive strained Si along <110>. In the case of uniaxially tensile strained Si wires the
same trend is observed [21]. Interestingly, the relaxation across the silicon wire after patterning a
biaxially tensile strained substrate still yields small EG and m
∗.
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Chapter 3
Ultra thin epitaxial silicide formation,
Schottky barrier tuning and
application in Schottky barrier
MOSFETs
3.1 Introduction
One major challenge to improve nanoelectronic devices is to reduce access resistances in order
to decrease static and dynamic power consumption whilst reducing the response times of logic
circuits. Metallic contacts formed by silicidation have been used for source and drain contacts in
MOSFETs and become state of the art in commercial CMOS architectures. Basic requirements
like low resistivity, low contact resistivity to n- and p-type silicon and high thermal stability have
been realized with various silicides in the last decades. Among them, nickel silicides are most
suitable to the state of the art CMOS technology. Moreover, the process integration in silicon
technology is feasible. Self-aligned silicidation process is a mandatory technique to form contacts
aligned to the gate without the necessity of additional photo lithography. Nowadays, the total
series resistance in a highly scaled MOSFET consists of mainly contact resistivity as the contact
areas shrink with the device dimensions. Thin nickel silicides have shown its potential as a low
resistivity, low contact resistance material for silicide/silicon interfaces in diodes [22], MOSFETs
[23] and even in nanowires [24] [25]. Especially the epitaxial nickel disilicide NiSi2 has shown its
advantages for its integration in scaled nanoelectronic structures. Compared to the polycrystalline
silicides the epitaxial phase tends to align with the crystal directions. Interface roughness and
line edge roughness are significantly improved [26]. The rapid nickel diffusion during silicidation
especially in combination with crystal defects, introduced by prior implantation limits the scaling
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of the device. In this chapter device scaling with respect to silicidation control in combination with
doping pocket formation using dopant segregation will be demonstrated.
3.2 Formation of epitaxial NiSi2 and Ni(Al0.1Si0.9)2
.
20nm
Ni(Al0.1Si0.9)2
Si
NiSi2
Si
Figure 3.1: Comparison of 15 nm epitaxial NiSi2 with 20 nm thick Ni(Al0.1Si0.9)2 formed at
850◦C
The silicidation technology is the key to fabricate scaled nano- and microelectronic devices with
metal contacts. In the small scale where no lithography can be applied self aligned silicidation
is one solution to form the metal contacts. The deposited metal layer reacts with the exposed
silicon in a temperature range of 300◦−1000◦C by forming silicide. Other materials being on the
sample surface like oxides or even other metals which cannot react with the deposited metal are not
affected during the process. Although many different metals have been used for silicidation in the
past, this work focuses on nickel based silicides, mainly in the epitaxial phase NiSi2. The specific
resistivity of NiSi2 is 35 µΩcm, higher than the poly-crystalline NiSi which has a specific resistivity
of 15-20 µΩcm. Other advantages like the low interface roughness, low line edge roughness and
high thermal stability make the epi-phase more attractive as a contact material in nanoelectronic
devices. The most important feature is however, the low contact resistivity and applicability in
scaled devices [22]. In this work it is found that incorporation of 15%-20% aluminum into the
nickel layer supports the formation of epi-silicide. In the earlier work the epi-NiSi2 was limited to
a thickness of <13 nm. The incorporation of Al allows a thicker epitaxial NiSi2 layer formation
(35 nm), opening a large thickness window for different applications. As the properties of NiSi2
are already well known, this section shows the key properties of Ni(Al0.1Si0.9)2 silicides in terms of
sheet resistance, morphology and crystal quality.
Silicide formation
Thin silicide layers were formed using co-sputtered Ni/Al layers on clean and oxide free silicon
with an anneal in forming gas (FG) at 300◦C-1000◦C for 10 s. After annealing a wet cleaning
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Figure 3.2: Sheet resistance of Ni(Al0.1Si0.9)2 layers versus annealing temperature formed
from 9.7 nm and 3 nm Ni(16 at % Al) layers on Si (001).
in piranha solution of H2SO4:H2O2 (4:1) and 1% HF (aq) removed unreacted metal and possible
surface oxides. Fig.3.1 shows two TEM images of epi-layers formed with and without aluminum
incorporation. Dislocations and defects were found in the 15 nm thick NiSi2 layer which was formed
by silicidation of a very thin Ni layer. Incorporated aluminum reduces the crystal faults. The layer
thickness of the TEM image is about 20 nm but even thicker layers with perfect crystal quality
were fabricated in this work up to a thickness of 33 nm.
Characterisation of Ni(Al0.1Si0.9)2
Fig 3.2 shows the sheet resistance of a thin NiSi2 layer on moderately doped silicon with varying
aluminum mole fraction of 8%(at)-24%(at) Al. The nickel thickness in the alloys was kept constant
at 9.7 nm or 3 nm, respectively. The sheet resistance decreases with increasing annealing temper-
ature. The same temperature behavior is observed as seen for NiSi2 layers in [22]. It has been
shown that this effect is due to improved crystal quality at high temperatures for NiSi2 layers. It is
noticeable that the amount of aluminum in the layer does not influence the resistance significantly
in the temperature range. As seen for NiSi2 the thermal stability of all thin Ni(AlxSi1−x)2 layers
is remarkably high, exceeding the maximum temperature of the used RTP of 1000◦C. The black
line corresponds to the sheet resistance measurement fabricated from 3 nm Ni. It can be concluded
from the reverse proportional relation between the deposited metal thickness and the minimum
20
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Figure 3.3: Rutherford backscattering/channeling spectra of Ni(Al0.1Si0.9)2 layers fabricated
at 400◦C, 700◦C and 1000◦C demonstrating improved epitaxy at high temperatures.
sheet resistance, that the whole metal reacts with the silicon during annealing.
Fig. 3.3 shows the Rutherford backscattering (RBS) and channeling spectra of Ni(Al0.1Si0.9)2
layer fabricated at 400◦C, 700◦C and 1000◦C. The peak at channel number ∼900 corresponds to
the nickel signal, at channel ∼700 to aluminum. The height of the peak in the channeling spectrum
where the He+ beam is aligned to the [001] crystal axis is a measure of the crystal quality. The
random spectrum was measured at 7◦ between the incident He+ beam and the surface normal while
rotating the sample around this axis. The spectrum in Fig.3.3 shows that with increasing annealing
temperature from 400◦ to 1000◦ the nickel peak as well as the aluminum peak decrease in height.
The crystal quality of the measured Ni(Al0.1Si0.9)2 layers improves with the annealing temperature.
The same behavior was found for NiSi2 layers [22]. The amount of nickel and aluminum deposited
as well as the composition in the silicide was calibrated from the random spectrum.
Fig. 3.4 shows a X-ray reflectivity measurement of a Ni(Al0.1Si0.9)2 layer with a thickness of
33 nm fabricated at 800◦C. XRR was used to quantitatively analyze the interface roughness and
thickness of the silicide layers. The extracted root mean square (RMS) of the Ni(Al0.1Si0.9)2/Si
interface roughness is 0.5 nm. Compared to other silicide layers this value is very small indicating
epitaxial growth as already shown in Fig.3.1. Fig.3.5 shows the RMS and silicide thickness for
different temperatures and metal layer thicknesses extracted from XRR measurements. Obviously,
the reaction between nickel, aluminum and silicon is fast and completes within the 10 s annealing
time since the silicide thickness remains constant at temperatures above 600◦C. The lowest RMS of
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Figure 3.4: XRR-measurement of a 33 nm thick Ni(Al0.1Si0.9)2 layer fabricated at 800
◦C
showing good crystal quality and low interface roughness.
0.5 nm was observed after 800◦C anneal in all experiments. Increasing the formation temperature
above 800◦C results in larger RMS, however still below 1 nm.
Taking into consideration the decreasing sheet resistance of Fig.3.2 and the improvement of
crystal quality as seen in Fig.3.3 and Fig.3.5 at higher formation temperatures the improvement
of specific resistivity is due to the improved crystal quality. Introducing the Ni(Al0.1Si0.9)2 layers
for its application in device technology a low annealing temperature will be prefered. It is a
trade off between layer quality and thermal budget applied to the patterned device structures. The
transistor structures used in this work are designed to withstand annealings at >800◦C. Silicidation
for all devices in this work was performed at 700◦C−750◦C. Compared to conventional activation
annealing procedures at temperatures ∼1000◦C silicidation at <800◦ is an improvement in terms
of thermal budget in the device fabrication process, enabled by the addition of Al and the use of
thin layers.
3.3 Schottky barrier Diodes and Implantation into Silicide
All devices presented in this work depend on specific properties of the metal/semiconductor tunnel-
ing interface. The performance of SB MOSFETs is determined by tunneling from the metal to the
channel, while the band to band tunneling FETs of chapter 4 rely on Schottky barrier tunneling
22
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Figure 3.5: RMS and silicide thickness for Ni(Al0.1Si0.9)2 for various temperatures formed
from 3.8 nm and 9.5 nm Ni on Si (001).
and band to band tunneling at the source contact. A detailed knowledge of barrier engineering is
of importance to increase the transmission coefficients through the source tunnel barriers. Since
1976 it has been reported, that a thin highly doped layer at the metal/silicon interface modulates
the SBH by introducing an inter-facial dipole [27] [28] [29]. Dopant segregation is one approach to
reduce the effective barrier height to below 0.1 eV [30]. Since dopant segregation is based on ion im-
plantation followed by silicidation, the metal diffusion is significantly altered by lattice defects from
the implantation. Scaling of TFETs and SB-MOSFETs requires excellent control of silicide/gate
alignment and control over diffusion of dopants at the interfaces. Undesirable for device fabrica-
tion, the diffusion length and interface roughness became an exclusion criterion for aggressively
scaled devices [31]. In this chapter the highly doped interface was fabricated by first forming the
epitaxial NiSi2 followed by ion implantation and thermal out-diffusion [32]. Silicidation of a defect
free silicon surface provides a perfect interface with a low contact resistivity, high thermal stability
and low line edge roughness [26][22].
3.3.1 Current- Voltage (I-V) characteristics of a Metal Semiconductor contact
Thermionic emission theory
In a Schottky diode formed with a metal contacted to intrinsic or lightly doped silicon the current-
voltage (I-V) characteristics can be calculated by assuming thermionic emission as the dominant
transport mechanism. The potential barrier is formed by pinning the metal work function within
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the bandgap of silicon. For electrons an energy barrier forms that can be calculated as the difference
between the metal work function and the electron affinity of the semiconductor:
qΦBn = q(ΦM − χ). (3.1)
The sum of the barriers for holes and electrons gives the band-gap EG of the semiconductor:
qΦBn + qΦBh ≈ EG. (3.2)
Only carriers having energies larger than ΦB are able to contribute to the current. The forward
direction is defined as the case in which carriers flow from the silicon to the metal, hence the
barrier is a function of the applied voltage. For the current density for electrons traveling from the
semiconductor into the metal one obtains
JS→M =
∞∫
EF+ΦBn
qvxD(E)f(E)dE, (3.3)
where vx is the electron velocity in direction of the electric field orthogonal to the surface, D(E)
and f(E) are the density of states and the distribution function, respectively. EF + ΦBn is the
minimum energy required for carriers to overcome the barrier. Transforming the integral from dE
to an integral of the velocity dv and integrating the expression one obtains
JS→M = A∗T 2 exp(
q(V − ΦBn)
kT
,with) (3.4)
A∗ =
4piqm∗k
h3
where A∗ is the Richardson constant for thermionic emission. For free electrons with m∗ = m0
the constant can be calculated as A∗ ≈ 120 A/(cm K)2.
In reverse bias conditions carriers flow from metal into the semiconductor. Assuming the barrier
is not influenced by the applied voltage and the current can be calculated from 3.4 by setting V = 0
as:
JM→S = A∗T 2 exp(−qΦBn
kT
). (3.5)
The total current results from the difference of forward and reverse current densities multiplied by
the area:
I = A(JS→M − IM→S) = AA∗T 2 exp(−qΦB
kT
)
(
exp(
qV
kT
)− 1
)
. (3.6)
ΦB denotes the Schottky barrier for majority carriers in the metal/semiconductor system. Minority
carriers do not see a potential barrier in a Schottky contact but the minority carrier current is several
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orders of magnitude smaller and can be neglected for most applications. Besides the thermionic
emission carrier injection by quantum mechanical tunneling through the barrier can occur. In case
of strong surface fields, either due to an applied voltage or heavily doped Si close to the metal
interface Φ0Bn and Φ
0
Bn are lowered effectively.
Image force lowering
The reduction of the Schottky barrier for majority carriers is mainly due to image force lowering
and tunneling. A good approximation of the lowered field is assuming a triangular barrier profile.
The potential of the modified profile can be calculated assuming an image charge at the same
distance in the metal [29]. The corresponding potential combined with the variation of the surface
field yields
ΦeffB = Φ
0
B −
q
16piSix
+ ESx, (3.7)
where ΦeffB is the effective barrier, Φ
0
B the zero field barrier and ES the surface field. The barrier
height reduction ∆ΦB is a function of the maximum of the electric field E
MAX
S :
∆ΦIF =
√
qEMAXS
4piSi
, with (3.8)
EMAXS =
√
2qND(Φi − V )
Si
(3.9)
where Φi is the build in potential of the silicon substrate. Therefore barrier lowering is a function
of the dopant concentration and the applied bias. The surface field is proportional to the square
root of the dopant concentration in the thin layer.
Thermionic Field Emission
The second barrier lowering mechanism is based on quantum mechanical tunneling. Doping induced
bending of the energy bands leads to a smaller tunneling distance for carriers that are thermally
excited. Using WKB approximations for calculating the tunneling transmissions one can calculate
the transmission coefficient T at zero field as following [33]:
T (E = 0) = exp(−EB
E00
) (3.10)
EB = q(ΦB − Φi − V ); E00 = h
4pi
√
ND
m∗Si
. (3.11)
EB denotes the band bending in the depletion region as a function of the applied reverse voltage
and E00 is a material constant, which is proportional to the square root of the doping concentration.
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In summary, the barrier of a transmission of carriers from the metal into the silicon in fact can be
effectively reduced by the dopant concentration at the interface [34] [35]:
∆ΦTFE =
(
(
3
2
E00)
2 ΦBi
)1/3
(3.12)
eΦ0Bn eΦBi
n-Si
eVBI
Thermionic 
Emission
Field Emission
∆Φ
eΦe
EFSEFM
xD
Figure 3.6: Energy band diagram of the conduction band in a metal/n-silicon interface
Depletion length in Metal/Silicon contacts
Close to the metal/semiconductor interface the mobile carriers in the semiconductor are depleted.
The remaining ionized donor or acceptor ions in the semiconductor substrate generate charge at
the interface, outside the depletion the semiconductor is neutral. The shape of the conduction and
valence bands in the depletion region is of importance to understand carrier injection at Schottky
barriers. Using Gauss law the surface field can be written as a function of the position and has its
largest value at the surface:
E(0) =
qNDxD
2Si
= −QD
Si
(3.13)
with QD and xD being the depletion charge and width in the semiconductor. Integrating the
electric field and solving for the depletion layer width yields:
xD =
√
2Si(ΦB − VD)
qND
(3.14)
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where VD is the applied voltage at the diode. This expression shows the impact of substrate doping
on the depletion length. Moderately doped semiconductors have depletion lengths of > 100 nm,
thus in a metal/semiconductor/metal device like a Schottky barrier MOSFET, the source and drain
contacts have big influence to the channel potential. Small barrier heights ΦB and high doping level
reduce the depletion length. A solution to decrease xD is introducing a highly doped layer at the
interface (see 3.3.2).
Schottky barrier height extraction
A straight forward extraction for Φ0B at room temperature is to introduce an ideality factor n as a
correction for non ideal diode behavior at low applied voltages. For the effective Schottky barrier
height ΦeffB one can rewrite equation 3.6 as :
ID = AA
∗T 2 exp(−qΦ
eff
B
kT
)
(
exp(
qVD
nkT
)− 1
)
= IS
(
exp(
qVD
nkT
)− 1
)
. (3.15)
At highly reverse biased (V << 0) condition ΦB can be extracted from the saturation current IS
if the voltage drop at the parasitic series resistance RS is smaller as that at the junction. Plotting
ln I versus V provides a linear behavior where the extrapolated y-axis intercept provides IS :
ln ID ≈ ln IS + q
nkT
· VD. (3.16)
However, for small barrier heights the approximation is influenced mainly by RS as the voltage
drop can not be neglected. Moreover, the linear behavior becomes likely for large negative voltages
where the impact of RS is stronger. One approach to minimize the voltage drop is to include IRS
into 3.15 and replace the ideality factor n by a voltage dependent barrier ΦB(V )
ΦB(V ) = Φ
0
B + γ(V − IRS) (3.17)
and redifining n as:
1
n
= 1− γ = 1− ∂
∂V
ΦeffB (V ). (3.18)
Thus equation 3.15 can be rewritten as
I = IS exp(
qV
nkT
)
(
1− exp(−qV
kT
)
)
. (3.19)
Now the series resistor RS as well as the ideality factor n are included in the expression for the
diode current. IS and n can be extracted from the y-axis intercept and the slope by plotting the
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natural logarithm of the modified diode current versus the voltage as following:
ln
(
I
1− exp(−qV/kT )
)
= ln IS +
q
nkT
· V. (3.20)
All Schottky barrier heights and ideality factors in this chapter have been extracted using this
method.
Thermionic emission and parasitic resistances
The current in a real metal/semiconductor contact can not only be described with the thermionic
emission theory. To calculate the current the parasitic series resistance RS and a parallel leakage
resistor RP have to be taken into account for the calculation. In forward direction the series
resistor is a limitation of the short circuit current as only a small potential drops at the junction
if VD >> ΦB. However, in reverse bias the potential drops mainly at the Schottky junction
as illustrated in Fig.3.6. Besides the small current in the reverse direction a real diode can be
determined by leakage through the barrier at crystal defects, traps within the band gap and other
parasitics especially for large barrier heights. Both parasitic resistors can influence the potential at
the junction, which depends on the surface field. To include the potential drop at the junction the
voltage drop at RS and the current flowing through RP have to be included [36]:
VD = V − VS = V − IRS (3.21)
ID = I − V −RSI
RP
. (3.22)
I and VD are the diode current and voltage, RP , RS and IP are the parasitic resistances and the
parallel current (leakeage current). To calculate the diode current with the voltage drop included,
the equations 3.21 and 3.22 have to be included in equation 3.6 [37]:
I − V −RSI
RP
= AA∗T 2 exp(−qΦB
kT
)
(
exp(
q(V − IRS)
kT
)− 1
)
. (3.23)
This equation can be solved using the Lambert W function. Having extracted the barrier height,
this expression was used to calculate the diode current in Fig.3.10 and Fig.3.11. The parallel and
series resistors RP and RS can be extracted from the I-V curve by comparing the forward and
reverse characteristics with the calculation.
3.3.2 Current transport in Schottky diodes with dopant segregation
The energy band structure of a metal/n++-Si/i-Si and metal/p++-Si/i-Si contact is shown in Fig.3.7
at VD = 0 V. Due to the strong bending of the conduction and valence bands at the interface the
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barrier effectively becomes transparent to majority carriers and forms an ohmic contact. The
barrier height for minority carriers increases.
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Figure 3.7: Band diagrams of a metal/silicon interface with As/P (left) and B (right)
segregation inducing band bending and the resulting built-in potential VBI .
3.3.3 Diode fabrication
Silicon substrates with (100) surface orientation and specific resistivity of 1-2 Ωcm (p-Si) and 0.1-
0.9 Ωcm (n-Si) have been cleaned in 4:1 (H2SO4 : H2O2) piranha solution in an ultrasonic bath
for 10 minutes and in HF 1% (aq.) for 60 s. After depositing a SiO2 layer by plasma enhanced
chemical vapor deposition (PECVD) an image reversal lithography step using AZ5214 photoresist
was performed to define the diode structures between 100 µm and 1000µm edge length. A reactive
ion etch (RIE) in CHF3 gas ambient and HF 1% (aq.) was used to open the windows for silicidation.
After ensuring the surface is hydrophobic the samples were mounted in the vacuum for sputtering
deposition. 2.7 nm Ni was deposited to fabricate NiSi2 and 3.8 nm and 9.5nm Ni with 2.4 nm and
1 nm Al in a 5 and 2 cycle deposition. The samples were annealed in forming gas with 90% N2+10%
H2 at 750
◦C for 10 s and cleaned in 4:1 (H2SO4 : H2O2) piranha. After silicidation As+ or P+
ion implantation was performed to form the n++/i-Si junction, using B or BF+2 at 1 keV and 5 keV
for the p++/i-Si junction, respectively. The fluence was 2 · 1015/cm2. A post implantation anneal
was performed at 750 ◦C for Arsenic, 500 ◦C and 700 ◦C for Phosphorus and 500 ◦C for boron and
boronflourine. The annealing time was 10 s and 60 s. A last lithography step was used to define the
windows for metalisation. Prior to the deposition of 200 nm aluminum a 30 s Ar plasma sputtering
removed remaining metal oxides on the surface. The resist was stripped using a lift off in acetone.
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Fig.3.8 shows a TEM image of a silicide/silicon interface of a Schottky diode fabricated at 750◦C.
As shown in section 3.2 the silicide forms a perfect interface to the silicon substrate. The dopant
distribution of a Schottky diode after post implantation annealing is measured with SIMS analysis
as displayed in Fig.3.9. Implanted dopants agglomerate at the interface between the silicide and the
silicon. Due to the lower diffusivity of As in silicon a higher temperature was needed compared to
phosphorus and boron [38] [39]. From the graph the dopant gradient was extracted in the regime
of high dopant concentrations since this is most relevant for the electrical characteristics. The
dopant gradient for As and P amounts to 2-3 nm/dec. Compared to conventional ion implantation
and activation processes less dopant diffusion is observed. Even for fast diffusing B we extracted
5 nm/dec. Boron and BF2 diffusion properties did not differ and were independent of the annealing
time.
silicide
silicon
RP
RS
VD
Figure 3.8: TEM image of a perfectly planar epitaxial Ni(Al0.1Si0.9)2 silicide on Si and a
schematic of the circuit diagram for Schottky diodes with a parallel resistor RP and a series
resistor RS .
3.3.4 Electrical characterisation of Ni(Al)Si diodes
The I−V characteristics of NiSi2 and Ni(Al0.1Si0.9)2 silicon contacts were measured on moderately
doped n- and p-type silicon with and without IIS. Fig.3.8 shows the circuit diagram in a TEM of a
Ni(Al0.1Si0.9)2/p
++-Si/p-Si Schottky diode with a silicide thickness of 20 nm. The diode potential
was applied to the aluminum/silicide contact, the ground contact to the silicon substrate. The
area of the substrate contact was four orders of magnitude larger than the silicide contact to avoid
parasitic contact resistances. Fig.3.10 shows the corresponding I−V characteristics of the silicide/p-
Si contacts. The non-implanted Schottky diodes show a small reverse current of ∼ 2 · 10−6 A for
NiSi2 contact and a larger reverse current of ∼ 3 · 10−5 A with the Ni(Al0.1Si0.9)2 at VD = 1 V.
The saturation region is flat indicating small leakage currents as the current does not increase with
the applied diode bias. Due to the lower work function Al incorporation reduces the barrier height
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Figure 3.9: SIMS analysis evidences steep gradients due to Boron, Phosphorus and Arsenic
segregation at the silicide/silicon interface.
for holes slightly. The Schottky barriers in Fig.3.10 were extraced with the method described in
equation 3.20. The influence of dopants segregated to the silicide/silicon interface is shown in the
blue and green curves. The out-diffusion temperature was as low as 500◦C with durations of 10 s
or 60 s. In the I −V characteristics no influence on the diffusion time can be recognized. Both, the
boron and boronflurine implants (not shown) decreased the effective barrier below the extraction
limit of ∼0.2 eV.
The red dotted curves in Fig.3.8 are the corresponding calculated I − V results according to
equation (3.23), including the extracted barrier heights. The calculated curves match the experi-
mental values in both, reverse and forward bias conditions. ΦeffB of the implanted sample could not
be extracted accurately as the current is mainly determined by parasitic resistances, although low
resistivity substrate was chosen. An upper limit of a barrier height ΦB < 0.2 eV could nevertheless
be obtained.
Fig.3.11 shows the I − V characteristics of NiSi2 and Ni(Al0.1Si0.9)2 diodes on n-type silicon.
As expected from Fig.3.10 the barrier is smaller for electrons in the NiSi2 contacts. The extracted
Schottky barrier heights of NiSi2 are in good agreement with the literature values. Arsenic and
phosphorus IIS show a significant reduction of ΦeffBn . A remarkable difference is however, that
Phosphorus only needs only 500◦C to segregate to the interface.
From the relation ΦBn+ΦBh ≈ ESiG −∆ΦIF/TFE one can extract the amount of barrier lowering
according to 3.8. In total Φeffsilicide was lowered by 0.2 eV due to substrate doping. Most importantly,
the segregation of phosphorus and boron works at the same low temperature of 500◦C for very short
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Figure 3.10: IV curves of epitaxial silicides on p-type silicon showing the Schottky barrier
heights of NiSi2 of 0.51 eV and Ni(Al0.1Si0.9)2 of 0.47 eV and ohmic contacts after implantation
into the silicides and annealing. The shaded region remarks the forward regime.
time of 10 s. In a device like a TFET, where complementary ion implantation is required in one
device the use of the same annealing temperature simplifies the fabrication process. Ni(Al0.1Si0.9)2
has a more mid-gap workfunction with larger barrier heights for electrons and smaller for holes
compared to NiSi2. It is more favorable for implementation in transistors, since a good contact is
required for both, n- and p-silicon.
Table 3.1: Extracted parameters of SB-diodes consisting of epitaxial NiSi2/i-Si and
Ni(Al0.1Si0.9)2/i-Si layers.
Phase ΦBn (eV) ΦBh(eV ) ideality factor
NiSi2 0.35±0.03 0.51±0.03 1.01
Ni(Al0.1Si0.9)2 0.38±0.03 0.47±0.03 1.02
3.4 Schottky Barrier MOSFETs
Schottky Barrier MOSFETs with epitaxial NiSi2 and NiSi contacts at source/drain and a high-
κ/metal gate were fabricated and characterized. The operation principles of the FET with metallic
source/drain are presented. Scaling the transistor channel length from 400 nm down to 20 nm
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Figure 3.11: IV of Schottky diodes and ohmic contacts after IIS on n-type silicon showing
the initial Schottky barrier heights of 0.35 eV and 0.38 eV.
results in a degraded performance due to short channel effects. In contrast to conventional scaling
rules the depletion lengths of source and drain silicide contacts in a Schottky MOSFET have major
impact on the channel potential, which limits the scaling. It is shown that for a conventional scaling
the Schottky barrier height should be very small, which can be achieved by dopant segregation.
3.4.1 Fabrication process
Schottky Barrier MOSFETs were fabricated on lightly doped silicon on insulator (SOI) substrates
with a top silicon thickness of tSi = 15 nm on 145 nm burried oxide (BOX) provided by SOITEC.
The thick silicon dioxide ensures good insulation between different devices while the thin silicon
top layer features good electrostatics. Since no doping is needed for device operation and device to
device insulation the top silicon surface has high quality with an impurity concentration of 1014/cm3
and is an appropriate material for low off-state and low leakage FETs. A schematic illustration of
the key fabrication steps is shown in Fig. 3.12.
Mesa preparation
The fabrication of short channel SB-MOSFETs with E-beam lithography requires the patterning of
markers for the gate finger definition. An UV6.06 photoresist spinned at 3000 min−1 with a thickness
of 600 nm was used to pattern structures with 15 µm·15 µm squares. A 3-step dry etching process
was performed to etch 600 nm deep trenches into the virtual substrate based on SF6/O2,CHF3,
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SF6/O2 gas mixtures to etch the Si/SiO2/Si stack. The mesa was then defined in a second optical
lithography based on UV6.06 resist and was etched selectively up to the BOX surface in a SF6/O2
plasma.
Gate definition
A standard RCA clean in H2SO4:H2O2 (2:1), NH3OH:H2O2:H2O (20:5:1), HCl:H2O2:H2O (20:1:1)
with high resistivity DI-water rinse and HF 1% (aq) in between the cleaning solutions was performed
to remove metallic and organic residuals [40]. The RCA process leaves a thin 1 nm SiO2 passivated
surface after the last cleaning step that is advantageous for high-κ deposition [41]. Immediately
after cleaning the HfO2/ TiN gate stack was deposited in an ALD/ AVD cluster tool without
breaking the vacuum between the oxide and metal deposition. To pattern the gate fingers diluted
Hydrogen silsesquioxane (HSQ:MIBK 1:1) E-beam resist was spinned on at a rotation speed of
6000 min−1 . A Cl2/Ar IC-plasma at low energy was used to selectively etch the TiN using HfO2
as an etch stop.
Silicidation and Metallisation
After the gate lithography remaining TiN, TiNXOY and TiOX residuals and the HfO2 have to
be etched carefully in H2O2 and HF 1% (aq) solutions. The clean oxide free silicon surface was
immediately deposited with Ni by electron beam evaporation. Depending on the targeted silicide
thickness and phase the Ni thickness and annealing temperature were chosen. The SB-MOSFETs
in this chapter were silicided with 3 nm and 5 nm Ni, resulting in 12 nm epitaxial NiSi2 or poly-
crystalline NiSi, respectively. Forming gas annealing in 10%H2 at 750
◦C for 30 s was performed to
form epi-NiSi2 and 500
◦C for 10 s to form NiSi. A selective wet etch in diluted H2SO4 for 3 min
followed the anneal to remove the unreacted Ni. To passivate the transistor structure a layer of
40 nm SiO2 was deposited using PECVD. Finally, a lithography step with thick AZ 5214 photoresist
was used to pattern contact pads to the silicide source and drain pads as well as to the TiN gate.
Prior to the metal deposition of 200 nm Al a CHF3 based RIE etch followed by a HF dip for 10 s
was used to remove remaining oxides.
Fig.3.13 shows a cross sectional TEM image of an entirely processed device. The epi-NiSi2 has
typical (111) facets at the silicide/silicon edge and is perfectly aligned to the gate. Only the right
contact in the image has a small gap due to shadowing from the gate during the Ni deposition. The
poly-crystalline TiN gate was etched vertically and has some roughness due to grain formation. The
PECVD SiO2 passivation layer is wrapped conformally around the gate. As seen in the TEM image
the physical gate length measures only 20 nm, thus perfect silicide gate alignment is demonstrated.
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Figure 3.12: Scetch of the Schottky Barrier MOSFET-process used in this work
3.4.2 Electrical Characterisation
Schottky barrier MOSFETs reveal ambipolar switching behavior. Depending on the applied po-
tential to the gate of the device, both, electrons and holes can be injected through the reversely
biased Schottky barrier into the channel. The transmission of carriers primarily depends on the
effective barrier height of the Schottky diode at the source side. The zero field barrier heights for
electrons Φ0Bn and holes Φ
0
Bh give the natural potential barrier that carriers have to overcome to
enter the channel of the device. However, modifying the channel potential by biasing the gate volt-
age yields to effective barriers ΦeffBn and Φ
eff
Bh that are lowered mainly due to image force lowering
and tunneling as observed in SB diodes in section 3.3.2.
Fig.3.14 shows the ID −VG transfer characteristics of typical SB-MOSFETs with high-κ/metal
gate and a channel length of 20 nm with NiSi and epi-NiSi2 contacts, respectively. The drain voltage
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Figure 3.13: TEM image of a Schottky Barrier MOSFET with a HfO2/TiN gate stack and
epitaxial NiSi2 source/drain
VD equals 0.1 V and 0.5 V, thus the devices are biased for n-type operation. Both devices show
typical ambipolar switching behavior and drain induced barrier lowering (DIBL) that is a short
channel effect caused by insufficient electrostatic gate control. As mentioned in the introduction
the choice of source and drain silicide has influence on the device performance. NiSi devices show
smaller currents in the n-branch and larger currents in the p-branch than compared to the epi-NiSi2,
due to the larger barrier height of 0.45 eV for electrons in a NiSi/i-Si contact.
The effect of the barrier on the device characteristics can be demonstrated by comparing devices
with different channel lengths. Fig.3.15 shows the ID −VG characteristics of SB-MOSFETs with
NiSi2 and NiSi source/drain with channel lengths of 150 nm and 20 nm at VD = 0.1 V. In contrast
to the expected scaling rule of MOSFETs, the SB-MOSFETs show smaller on-currents at shorter
channel lengths. Interestingly, the curves meet in one point at VG = 0.2V and VG = 0.5V for all
measured channel lengths. At this point the currents are independent of channel length for both,
the epi-NiSi2 and NiSi devices. This point can be understood as the transition from thermionic
emission at VG close to VMIN to tunneling injection at larger gate bias. The classic DIBL effects
appear only in the regime of thermionic emission, while in the tunneling regime the inverse effect
takes place. At bias conditions of the crossing point the device behaves like a reversely biased
Schottky diode in flat band condition where only carriers with an energy larger than EF + Φ
0
Bn
contribute to the current. Hence the current can be expressed with the saturation current from the
thermionic emission theory (eq. 3.6) for a reversely biased diode as follows:
IS = AA
∗T 2 exp(
−eΦ
kT
), (3.24)
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where A corresponds to the silicide contact area, A∗ the Richardson constant, T the temperature
and k the Boltzmann constant. According to the the extracted barrier heights for NiSi2 and NiSi
from section 3.3.2 [22] and the cross sectional area of the device, the currents of the corresponding
SB-diodes are 2.1 · 10−4 µA/µm and 1.1 · 10−5 µA/µm, respectively. Obviously the simple approach
fits well to the observed value for NiSi2 but underestimates the current for the NiSi device.
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Figure 3.14: Measured ID −VG characteristics of Schottky Barrier MOSFETs with epi-
NiSi2 and NiSi source/drain and a channel length of LG = 20 nm.
3.4.3 Physics of SB-MOSFETs scaling
To confirm the scaling behavior of SB tunnel FETs and gain further understanding of the mech-
anism behind, Silvaco TCAD simulations have been performed. The current in the simulator was
calculated with the universal Schottky tunneling approach using standard tunneling mass. The
tunneling probability is calculated by use of WKB approximation assuming a triangular potential
profile that has been generally accepted as a simulator for Schottky contacts in low bias conditions
[42][43]. Fig.3.16 shows the simulated band energies of a MOSFET with a Schottky barrier height
of 0.6 eV and channel lengths of LG = 30nm and LG = 10nm in the n-type operation state. The
injection barrier is generated by the conduction band profile at the source/channel junction. Gate
and Drain voltages equal 0.5 V and 0.1 V, respectively, thus the simulated band structure corre-
sponds to the state where tunneling dominates. Scaling of LG in the simulated structure results on
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Figure 3.15: Transfer characteristics of NiSi2 and NiSi source/drain SB-MOSFETs at
VD = 0.1 V, demonstrating that scaling LG results in higher on-currents in the thermionic
emission regime and smaller currents in the tunneling regime.
one hand in an effective potential increase of the conduction band in the channel and on the other
hand in a larger tunneling distance.
Fig.3.17 shows the simulated band energies of a SB MOSFET with a smaller Schottky barrier
height of Φ0Bn = 0.4 eV. Compared with Fig.3.16 the smaller SBH leads to much less potential
increase in the channel as the device scales. Moreover, the tunneling distance at the source side
remains almost the same for LG =30 nm and LG =10 nm.
The simulated transfer characteristics corresponding to the band structure of Fig.3.16 and
Fig.3.17 are shown in Fig.3.18. As already demonstrated experimentially and expected from the
band structure simulations, tunnel currents do not increase with device scaling. With a larger
barrier height of 0.6 eV tunneling injection contributes mainly to the current resulting in poor
suthreshold slope and low currents. Decreasing the barrier to Φ0Bn = 0.3 eV improves the device
characteristics. However, in the regime of thermionic emmission around -0.5 V to 0 V the slope is
larger in the shorter channel device due to SCE.
Scaling the device to gate length of 10 nm was intended to demonstrate the short channel effects
in a tunneling device. Commonly approved scaling rules have been figured out in [44]. Accordingly,
to design a device free of short channel effects the effective gate length has to be larger than five
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Figure 3.16: Simulated valence and conduction band energies for SB MOSFETs with LG =
30 nm and LG = 10 nm at VD = 0.1 V VG = 0.5 V above flat band conditons.
times the natural screening length λCh:
λCh =
√
Si
ox
tSitox, (3.25)
where Si and ox are the dielectric constants of silicon and the gate oxide, tSi and tox the cor-
responding thicknesses. For the simulated device a screening length λ = 3.1 nm was calculated.
Therefore, it was concluded that the 30 nm device is considered to be free of SCE.
Based on the observations above the screening in a SB-MOSFET has to be described in com-
bination with the depletion of the Schottky contact [45]:
λ = λCh + λSB. (3.26)
λSB is the screening length stemming from the depletion region in the silicon in a Schottky contact,
which cause strong band bending. In a device where tunneling is the main contributor to carrier
injection into the channel the effect of drain potential can be lowered by decreasing the barrier
height. Strong bending is necessary to improve carrier injection and scaling. Both components of λ
have to be reduced by improvement of gate oxide and channel geometry. The electrostatic control
has to be improved by modifying the device layout to thin SOI, tri-gate and gate-all-around geom-
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Figure 3.17: Simulated valence and conduction band for LG = 30 nm and LG = 10 nm at
VD = 0.1 V VG = 0.5 V above flat band conditons.
etry and decrease the gate oxide EOT (equivalent oxide thickness) to reduce λCh. Furthermore,
the tunnel barrier should be minimized with steep doping profiles. Dopant segregation, as demon-
strated in 3.3.2 is a solution to effectively avoid a large Schottky barrier in a metal/semiconductor
contact. The introduction of dopant segregation into MOSFETs transforms the Schottky contact
to an Ohmic contact having small depletion length inside the silicon, thus λSB can practically be
reduced to < 3 nm at doping levels of 1 · 1020/cm3.
3.5 Short channel MOSFETs with IIS
In this section dopant segregation by using the silicide as a diffusion source is applied to MOSFETs.
Dopants can be segregated at the silicide/Si interface by two different methods: silicidation induced
dopant segregation (DS) by silicidation of a pre-implanted Si layer or by implantation into the
silicide (IIS) followed by a drive-out anneal. In this section the use of IIS to reduce the SBH will be
discussed. In 3.3.4 the effect of Schottky barrier lowering by out diffusion as a concept to minimize
the depletion length in a Schottky contact was physically and electrically confirmed for planar
layer structures. A MOSFET structure requires controlled lateral diffusion towards the channel of
the device. To prove the concept for device technology planar SOI and nanowire MOSFETs were
fabricated and characterized. Moreover, the electrostatic gate control was improved by optimizing
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Figure 3.18: Simulated transfer characteristics for SB MOSFETs with Schottky Barrier
heigths of 0.6 eV and 0.4 eV.
the high-κ/gate stack and device geometry. Scaling will be shown down to Leff = 30 nm, the
diffusion properties and contact resistivities will be extracted from electrical data.
3.5.1 Fabrication
Tri-gate and planar SB-MOSFETs with silicides as diffusion source were fabricated on SOI sub-
strates similar to the planar Schottky Barrier tunneling MOSFETs described in section 3.4.1. How-
ever, the silicon thickness was decreased to tSi = 6 nm on 145 nm BOX to improve the electrostatic
gate control. The SOI substrate allows a fairly easy process for 3D structures, like nanowires by
using the burried oxide (BOX) to insulate the structures from wire to wire. A schematic illustration
of the key fabrication steps is shown in Fig.3.20.
Mesa preparation
After patterning and etching the e-beam markers a thin layer of PMMA e-beam resist was spinned
on and baked for 5 min at 180◦C. In a positive e-beam lithography 100 and 250 nanowires were
defined connected to silicon pads that form source and drain of the device later on. A dry etching
process based on a Cl2/Ar gas mixture was developed to etch 30 nm wide wires selectively to the
underlying BOX. Remaining PMMA photoresist was striped in a low power O2 dry etching process
at 20 W and acetone/propanol bath. Surface oxide was removed in HF 1% (aq.).
3.5. Short channel MOSFETs with IIS 41
Gate definition
A modified RCA clean was performed to clean and passivate the silicon surface prior to the HfO2/
TiN gate stack deposition. The passivisation in the last cleaning step was performed in a HCl/H2O
chemistry omitting the H2O2 from the original SC2 recipe. The surface oxide was reduced signif-
icantly to 0.5 nm SiO2. Electron beam lithography was used to define the gate fingers with HSQ
resist. Cl2/Ar IC-plasma etching was developed to improve the selectivity to HfO2 since the TiN
spacers have to be removed by overetching for 15 s. Remaining TiNXOY and HfO2 was removed
wet chemically (see 3.4.1).
TiN
SiNiSi2
SiO2
HfO2
SiO2
Figure 3.19: TEM image of a SB-MOSFET with dopant segregation on ultra thin SOI with
HfO2/TiN gate. No interfacial SiO2 is observed.
Silicidation and Metallisation
A 1.9 nm thick Ni layer was deposited by sputtering on the clean and oxide free nanowires to form
6 nm epitaxial NiSi2. Shadow effects from the patterned gate stack were avoided in the conformal
deposition. The silicidation annealing was performed in N2/H2 forming gas with 10% H2 at 700
◦C
for 10 s followed by selective wet etch in H2SO4 50% (aq.) for 5 min to remove the unreacted Ni.
As+ or B+ ions were implanted at 5 keV and 1 keV with a fluence of 5·1014/cm2, respectively.
The post implantation anneal was performed in forming gas at 700◦C and 500◦C for 40 s and 10 s.
Finally, a lithography step was used to form the Al contacts with lift-off. Fig.3.19 shows a TEM
cross-section of a readily finished MOSFET. The epitaxial NiSi2 is perfectly aligned to the gate
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Figure 3.20: Schematic illustration of the fabrication steps for a tri-gate nanowire MOSFET
with dopant segregation
and recrystallized after implantation and annealing. No clear interfacial oxide beside the HfO2
was found in the TEM image indicating adequate surface passivation in the modified SC2. Gate
sidewall roughness was significantly reduced due to improved TiN dry and wet etching procedures.
3.5.2 Electrical characterisation of n- and p- channel MOSFETs
C − V characteristics
The short channel device characteristics depend on electrostatic gate control obvious from equation
(3.25). For the 3 nm HfO2 gate dielectric one would estimate a capacitance equivalent thickness
(CET) of 0.5 nm. However, in a real high-κ metal gate silicon capacitor a SiO2 interlayer forms
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between the HfO2 and the silicon during RCA cleaning and high−κ deposition resulting in a
significant reduction of the capacitance. The key to improve COX for a semiconductor device is
to improve the passivation technique during the cleaning by forming a thin high quality SiO2 such
that the parasitic series capacitance is reduced as much as possible.
Fig.3.21 shows an example of measured split C − V characteristics at 100 kHz for a p-type
MOSFET with NiSi2 contacts and DS by IIS and out diffusion. The overlap capacitances were
substracted from the C − V curve and the capacitance was corrected by the effective channel area
with
Aeff = Leff ×W (3.27)
where Leff denotes the effective channel length and W the device width. For the 2.5 nm thick HfO2
gate oxide we obtain a CET of 1.3 nm corresponding to an EOT of 0.9 nm after quantum mechanical
correction of the inversion layer depletion in the silicon. Therefore, the SiO2 interlayer amounts to
a thickness of 0.5 nm which confirms the optimized cleaning procedure prior to ALD deposition.
The density of traps in the HfO2 layer is assumed to be small since no hysteresis was observed in
the C − V characteristics. No deformation in the flat band regime was observed between 100 kHz
and 1 MHz as well. The scaling of MOSFETs is limited by the screening length λ as discussed in
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Figure 3.21: Split C − V characteristics of p-type MOSFETs with 2.5 nm HfO2 and
LG=144 nm and LG=44 nm showing a CET of 1.3 nm
chapter 3.4.3. Having a thick barrier the screening length is composed of the two parts λch and
λsb according to equation 3.25. λch derives from the extracted gate dielectric extracted from the
C − V characteristics. In addition, λSB denotes the depletion length in a gated Schottky contact.
It depends on the surface potential induced from the gate, the barrier height and the doping level.
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λsb can be calculated for n-type operation [46]:
λsb =
√
2Si((ΦB − ΦBi)− VSi − kTq )
qND
, (3.28)
where ΦB-ΦBi is the barrier height minus the built in potential and VSi is the surface potential
induced by the gate. In a gated semiconductor device the shape of the barrier is determined by
the depletion length caused by the doping profile and the gate potential applied to the surface.
With a highly doped pocket λsb is reduced due to the smaller depletion length. The barrier in a
SB-MOSFET becomes transparent to the majority carriers if sufficient dopants at the source/drain
regions are present. If the pockets are highly doped, the tunneling barrier is not influenced by
the drain potential, thus the device works like a conventional MOSFET. The scaling of the SB-
MOSFETs with doped pockets follows conventional scaling rules.
ID − VG characteristics of IIS-MOSFETs
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Figure 3.22: ID −VG characteristics of Schottky-Barrier MOSFETs made with dopant
segregation by IIS method and a channel length of 134 nm and 144 nm, respectively.
Fig.3.22 shows typical transfer characteristics of n- and p-type devices with doped pockets
formed by IIS on a 6 nm thick SOI. Compared to SB-MOSFETs without dopant segregation the
ambipolar branch is reduced, in both, n- and p-type MOSFETs. The carrier injection of electrons
through the p++ pocket is significantly reduced in the p-type devices. Same behavior applies to
the n-type transistors. High on state currents are achieved due to low contact resistivity and
pocket doping at both junctions. The barrier becomes transparent for majority carriers and can
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Figure 3.23: ID −VG characteristics of Schottky-Barrier MOSFETs made with dopant
segregation. The channel length are 44 nm and 34 nm, respectively.
be regarded as Ohmic contacts. Good electrostatic gate control and small Schottky barriers result
in small sub-threshold slopes of 70 mV/dec for both n- and p-MOSFETs. Drain induced barrier
lowering (DIBL) for both devices is very small with 60 mV/V.
The small screening length permits scaling of the channel length as expected from equation
3.5.2. Fig.3.23 shows ID − VG characteristics of a SB-MOSFET with LG =34 nm and LG =54 nm
channel length for n- and p-type devices, respectively. In contrast to SB tunneling MOSFETs
without pocket doping as demonstrated in section 3.4.3, scaling to an effective channel length
as small as 34 nm (n-type) became feasible. A smaller channel length results in larger on state
currents. Compared to the longer channel length devices in Fig.3.22 apparently SCE occurs. DIBL
is increased to 70-75mV/V and the subthreshold slopes are slightly higher, namely 80-85 mV/dec.
Impact of electrostatic control
In section 3.5.2 the effect of reduced source and drain potential screening due to low ΦB and
improved gate control was demonstrated. The reduction of the SOI thickness to 6 nm improves
λch from 7 nm to 4 nm assuming an EOT of 1 nm. In this section the electrostatic control due
to multi-gate geometry is investigated and compared to single-gate SOI devices. By changing the
device geometry from planar SOI to a tri-gate nanowire layout, λch changes by a factor of
√
1
3 ,
while keeping gate dielectric constant [47] [48]. SCE is reduced and contact resistance is improved
due to enhanced tunneling and dopant segregation in NW contacts [25].
Fig.3.24 shows the comparison ID − VG transfer characteristics of various p-type MOSFETs. λch
decreases from 12 nm of a planar SB-MOSFET with conventional SiO2/poly-Si gate (red curve)
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Figure 3.24: Comparison of ID −VG characteristics of various p-type Schottky-Barrier
MOSFETs with dopant segregated source/drain illustrating improved device performance by
reducing the natural length using a high-κ/TiN gate instead of SiO2/poly-Si (red curve) and
nanowire geometry
to 7 nm (black) of a single gate planar SOI by applying high-κ dielectrics and to λ = 2 nm in
a nanowire FET with high-κ/ metal gate (blue). This results in significantly improved switching
characteristics. Not only the drive current was improved with the gate control, steeper subthreshold
slope and smaller DIBL were also achieved in nanowire devices as further displayed in Fig.3.25.
The current transport in a tri-gate device is determined from the top and the sidewall surface
conductivity. Hole mobility in <011> direction on (100) surface is smaller than compared to the
(011) sidewalls. The p-type NW-device along <011> channel direction profits from the higher
mobility at the sidewalls.
3.5.3 Junction analysis
To study the contact resistivity and dopant segregation in MOSFETs by IIS the total resistance
Rtot versus the physical gate length was plotted in Fig.3.26. Rtot in a MOSFET with ohmic contacts
is given by the sum of the channel resistance Rch and the parasitic access resistance Rsd:
Rtot = Rch +Rsd =
LphysG −∆L
WµeffCox(VG − VT ) +Rsd, (3.29)
where W is the device width, µeff the effective mobility, Cox the oxide capacitance and L
phys
G the
physical gate length. ∆L in this approach corresponds to the overlap of the doped part under the
gate, which can not be controlled by the gate potential. Since the silicide is perfectly aligned to the
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Figure 3.25: Extracted subthreshold slope of n- and p-type dopant segregated source/drain
SB-MOSFETs with different gate oxides and SOI thickness.
gate edge ∆L is the effective diffusion length of dopants from the silicide/silicon interface into the
channel. Plotting Rtot versus the physical gate length for various LG for different gate overdrive
VG − VT yields the source drain resistance and the gate overlap at the intersection point of the
extrapolated lines.
Fig3.26 shows the Rtot vs LG for a nanowire MOSFET with Boron IIS and out diffusion at
500◦C for 10 s. A total source/drain resistance of 343 Ω and a ∆L of 18 nm was extracted at the
interception point. The B diffusion on each side of the junction thus is estimated to about 9 nm.
Assuming the contact resistivity is the main contributor to the total parasitic resistance the lower
limit of the doping level at the junction can be estimated. The specific contact resistivity ρC in a
metal semiconductor ohmic contact at room temperature is mainly given by the barrier height ΦB
and the doping level N : [49] [46] [33]:
ρC ∝ exp
(
4pi
h
√
Simeff
N
ΦB
)
. (3.30)
For the planar devices a specific contact resistivity was extracted of 1.3 · 10−7 Ωcm2 for the n-
type devices and 3 · 10−7 Ωcm2 for the p-type devices. Comparing to theoretical values obtained
from [33] these values correspond to a lower limit for donor and acceptor concentration of about
1 ·1020/cm3 for both junctions. For the nanowire structure an even lower specific contact resistivity
of 1.2 · 10−7 Ωcm2 was calculated with 100 parallel NW with dimensions of 6 nm×30 nm yielding to
a dopant concentration of > 2 · 1020/cm3.
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Figure 3.26: Extracted total resistance versus physical gate length for nanowire MOSFETs
with dopant segregation with a contact resistance of 370 Ω and an estimated dopant diffusion
length of 9 nm towards the channel.
Table 3.2: Extracted parameters of planar and nanowire SB-MOSFETs with dopant segre-
gation on 6 nm SOI substrate [50]
tSi LG Ion (1V) LDOP ρC Ndop
LDiff
∆ log(N)
(nm) (nm) (µA/µm) (nm) (10−7 Ωcm2) (1/cm3) (nm/dec)
Planar
n-type 6
134 100
23 1.3 1 · 1020 3.8
34 250
p-type 6
144 55
18 3 1 · 1020 3
44 75
Nanowire p-type 6
162 85
9 1.2 2 · 1020 1.4
62 225
Chapter 4
Nanowire tunnel field effect
transistors fabricated by ion
implantation into the silicide
4.1 Introduction
Band-to-band tunneling field-effect transistors (TFETs) are most attractive for ultralow power
applications because of their potential to operate at very low voltages at equal standby power
and switching energy as conventional MOSFETs, but with lower power consumption [51]. This
stems from the unique feature of TFETs that the fundamental 60 mV/dec limit (at 300 K) of
the inverse sub-threshold slope (SS) of standard MOSFETs does not apply. This is facilitated
by the distinctly different carrier transport mechanism in the gated p-i-n diode structure [52][53].
In contrast to MOSFETs, the injection of the carriers into the channel occurs via band-to-band
tunneling (BTBT) while in conventional transistors the carriers have to overcome a potential barrier
by thermal emission. With their potential, to operate at very small VDD they should fulfill the
key prerequisite to reduce the dynamic power dissipation in circuits which increases with V 3DD.
Furthermore, the off-state leakage, most important for hand held devices, is smaller for TFETs.
With these features, optimal designed TFETs should have a great potential as energy efficient
devices.
A very critical technology step is the formation of optimized tunneling junctions in a device
architecture which allows minimization of λ = λdop + λch. Scaled, fully depleted nanowire TFETs
with multiple gates appear an optimum concept for this purpose. However, junctions made by ion
implantation and rapid thermal annealing (RTA) in Si generally suffer from rapid dopant diffusion.
As a consequence, mostly only p-type Si TFETs with As doped n+-i tunneling junctions were
reported, since fast B diffusion degrades the p+-i junction. Scanning the literature, reveals that the
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achieved tunneling currents of Si TFETs are still well below 10 µA/µm at drain voltages VD = 1 V,
even when silicide contacts were used in vertical Si TFETs [54] or in narrow fin p-TFETs [55].
Another approach, encroachment of the silicide and dopant segregation under the gate to achieve
a beneficial gate overlap resulted indeed in minimum slopes of p-TFET of 46 mV/dec but limited
currents of 1 µA/µm at VDS = 0.5 V and VG = 1.5 V [56] and silicide encroachment is hard to
control. A critical issue is the occurrence of trap assisted tunneling (TAT) due to remaining
defects from the ion implantation process prior to the silicidation process in the tunneling region.
Frequently a kink in the transfer curve has been observed, which is a clear indication for TAT as
further substantiated by temperature dependent measurements [55].
A distinct advantage of IIS is that very steep dopant profiles can be achieved since only a low
temperature anneal is needed. A reasonable doping level of ∼ 1020/cm3 could also be achieved.
Chapter 3.4.3 and 3.5.2 have demonstrated the applicability of silicides in device technology for
tunneling MOSFETs. Thin epitaxial silicide contacts for source/drain are adapted to fabricate band
to band tunneling FETs with IIS. The features of steep dopant profiles by IIS and outdiffusion from
very thin epitaxial silicide layers, good silicide to metal gate alignment, a reasonable high doping
level of ∼ 1020 /cm3 by dopant segreagation (DS) and a very steep doping gradient of 1-3 nm/dec
by IIS, make IIS with epitaxial NiSi2 very suitable for fabricating TFETs a small λdop has been
achieved.
In this chapter the feasibility of epitaxial silicides in combination with IIS is investigated in
terms of trap assisted tunneling, electrostatic control and scaling.
4.2 Carrier injection in IIS pocket TFETs
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Figure 4.1: Schematic conduction and valence band energies of TFETs in forward and
reversely biased n-i-p structure with IIS
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The IIS TFET has oppositely doped pockets at the junctions. In a p-TFET electrons are
injected from the silicide into the pocket region and stay in the n++ reservoir below the gate.
By applying a negative potential to the gate the band energies in the channel move up, while
the pocket is screened due to the large donor concentration ND. Band to band tunneling occurs
between the valence band in the channel and the conduction band in the pocket. At the drain
junction an ohmic contact was formed. Fig.4.1 (left) shows the band structure of a p-TFET with
dopant pockets generated by IIS in forward and reverse bias. In case of a reversely biased p-i-n
structure the tunnel injection at the pockets is determined by two tunneling processes. The first
is tunneling through the thin Schottky barrier from the metal into the pocket (eBT), the second
is band to band tunneling from the pocket into the channel (BTBT). Minority carriers can also
tunnel through the whole barrier if the Schottky barrier is very thin (hBT). Schottky tunneling
will be present once a potential is applied to the channel, no band overlap is needed. Band to band
tunneling takes place in the energy band overlap ∆Φ and thus at larger source/channel potentials.
The thickness of the barrier for hBT depends on the doping concentration, the electrostatics of the
gate and the applied voltage. A scenario where BTBT exceeds the hBT has to be created if the
device should work in p-TFET mode. Thermionic emission (TE) of holes is assumed to be several
orders of magnitude smaller than for electrons in the n+ contact. hBT however, is not negligible
since the barrier can become thin if channel potential is applied. To improve the eBT and BTBT
for majority carriers and suppress the parasitic hBT at the source the pockets have to be optimized.
The energy band structure in forward biasing is illustrated in Fig.4.1 (right). Now the p-i-n
is biased in conduction direction that electrons and holes are injected into the channel. In a p-
MOSFET like operation mode hole conduction is established if the channel potential is increased.
From the MOSFET like operation the conductance of the device can be extracted to estimate the
contact resistances.
4.2.1 TCAD simulations of SBT and BTBT injection at the source of an IIS
TFET
In order to understand the dominating tunneling mechanism at the source junction Sentaurus
TCAD simulations were performed. It is developed to solve Poisson equation in combination with
Drift-Diffusion model as the default carrier transport model. The classical transport models, how-
ever, do not take quantum mechanical tunneling effects into account. To include the two tunneling
processes for the carrier injection at the junction additional models were applied. Non-local Schot-
tky barrier tunneling at the metal/source contact was applied to compute carrier tunneling through
the Schottky barrier and a non-local band to band tunneling model to compute BTBT generation
from the doped source pocket into the channel. The model implements the non-local generation
of electrons and holes by phonon assisted BTBT processes. It can also be combined with TAT. A
detailed discussion of the models can be found in [9].
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Figure 4.2: Comparison of hole barrier tunneling (hBT) and band to band tunneling
(BTBT) for various source doping concentration (left). The inset shows the assumed dopant
profile.The right plot shows transfer curves for two source dopant concentrations indicating
dominant BTBT with steep slopes of 35 mV/dec for ND = 4 · 1019 cm−3.
The doping profiles at the junction, the Schottky barrier heights ΦBn/ΦBh and the gate elec-
trostatics were taken from experiments of section 3.5.3. For the lower limit for the pocket width
7 nm were assumed, with a Gaussian shaped profile and a gradient of 5 nm/dec. An 0.5 nm thick
interlayer was introduced between the silicon and the HfO2 high-κ dielectric. To study the domi-
nating tunneling mechanism electron and hole injection through the source contact was simulated
for 3 different dopant concentrations from 1 · 1019/cm3 to 4 · 1019/cm3 for p-channel operation of a
metal/n+-Si/i-Si contact. The inset in Fig.4.2 shows the dopant profile applied for the simulations.
Electron and hole current through the source were calculated seperately. The electron current
corresponds to the BTBT contribution, while the source hole current corresponds to TE and hBT
through the barrier. In p-channel operation, the channel is charged with holes and electron hole
pairs are generated at the source/channel junction. The electrons travel through the transparent
Schottky barrier to the metal contact in the source side, the holes via the channel to the drain.
Fig.4.2 (left) shows the simulated source current versus the gate voltage IS − VG divided into
electron and hole contribution and plotted separately. For increasing source doping concentration
the electron current (green) increases over several orders of magnitude. The hole current shows the
opposite behavior. Higher n+ doping in the source effectively decreases the tunneling generation
for hBT.
In the right plot of Fig.4.2 the ID − VG is plotted for the same device. Both contributions,
the source electron current as well as the source hole current provides the total current through
the drain terminal. At a doping concentration of 2 · 1019 cm−3 hBT and BTBT contribute to the
ID −VG characteristics in our structure. In the subthreshold regime hBT dominates, resulting in a
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poor slope typical for SB MOSFETs with a large barrier height. The curve for ND = 4 · 1019 cm−3
shows TFET characteristics, with small slopes and low Ioff . BTBT dominates in the whole range
throughout the curve.
The band overlap ∆Φ depends on the one hand on the potential increase in the channel and
on the other on the screening abilities of the doped source. The gate not only shifts the bands
in the channel, also the bands in the doped source are lifted if the doping is insufficiently small.
The higher the doping level, the smaller the shift, yielding in a thicker barrier for direct BT and
a thinner barrier for BTBT. In the inset of Fig.4.2 (right) the conduction band and valence band
energies are plotted at the source junction for VG = 2 V and VD = −0.6 V 5 nm below the surface.
In the lower doped source the pocket is depleted when applying the gate voltage, no energy band
overlap ∆Φ is observed. At 4 · 1019/cm3 the pocket is screened from the gate potential. Now an
energy window is opened enabling BTBT and avoiding hBT as expected.
The simulations indicate a lower limit of the doping concentration for the IIS pockets to obtain
TFET operation. In the experimental SB-MOSFETs and diodes much larger doping concentrations
in the regime of 1·1020/cm3 and higher were achieved. The minimum doping needed to allow BTBT
depends also on the gate dielectric. For better electrostatics the depletion width in the pockets is
larger. In the simulations the optimum possible gate stack (0.5 nm interfacial SiO2 and 2 nm HfO2)
feasible with cleanroom processes used for this work was applied. Obviously the IIS method is a
reasonable approach to fabricate TFETs. The simulations demonstrate good TFET operation but
still leave room for optimization. In the following chapters the experimental results demonstrate
optimized structures with improved electrostatics, doping profiles and even strained junctions.
4.3 Fabrication
Tri-gate and planar TFETs with epitaxial silicides as a diffusion source are fabricated on 6 nm-
7 nm thick SOI substrates with 145 nm BOX. The thick BOX was partly etched to form Ω-gate
structures. A schematic illustration of the key fabrication steps is shown in Fig.4.3.
Mesa preparation
After forming the e-beam markers a thin layer of PMMA e-beam resist was spinned on and baked
for 2 min at 150◦C. 100 nanowires connected to silicon pads that form source and drain of the
device were defined. A dry etching process based on a Cl2/Ar gas mixture was developed to etch
30 nm−100 nm wide wires selectively to the underlying BOX. Remaining PMMA photoresist was
striped in a low power O2 dry etching process at 20 W and acetone/propanol bath. Additional
cleaning was performed in H2SO4:H2O2 (2:1).
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Figure 4.3: Schematic illustration of the fabrication steps for a NW trigate TFET with
tilted ion implantation into silicide and followed by low temperature out-diffusion.
Gate definition
The modified RCA cleaning described in 3.5.2 was performed to clean and passivate the silicon
surface. This provides an 0.5 nm thick SiO2 interfacial layer. 2.5 nm HfO2 and 60 nm TiN were
conformally deposited in an ALD/AVD cluster tool ensuring an electrical contact of the TiN around
the silicon wire. Electron beam lithography was used to define the gate fingers with HSQ. A low
power Cl2/SF6/Ar IC-plasma etching was developed with very high selectivity to HfO2. The TiN
spacers for the tri-gate structures have to be overetched for 30 s. Remaining TiNXOY and HfO2
was removed wet chemically (see 3.4.1 and 3.5.1).
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Figure 4.4: Cross sectional TEM and SEM of a NW trigate TFET demonstrating good
silicide/gate alignment for the NW structures. Uniform gate etching allows the fabrication
of short channel NW trigate devices with LG as small as 50 nm
Silicidation and Metallisation
2 nm thick Ni layers were deposited by sputtering on the clean and oxide free nanowires to form
7 nm epitaxial NiSi2. The silicidation annealing was performed in N2/H2 forming gas with 10%
H2 at 700
◦C for 30 s followed by selective wet etch in H2SO4 50% (aq.) for 3 min to remove the
unreacted Ni. A high quality single crystalline silicide was observed by RBS channeling even at low
annealing temperatures. Arsenic or boron ions were implanted at 5 keV and 1 keV with a fluence of
5 · 1014/cm2 or 2 · 1015/cm2 at an angle of 45◦ to the surface normal and perpendicular to the gate
finger, respectively. The patterned TiN serves as a shadow mask to the drain/channel contact. The
post implantation anneal was performed in forming gas at 700◦C and 500◦C for 10 s. A junction
steepness as small as 1.5 nm/dec for As and 3 nm/dec for B has been achieved as shown in 3.5.2.
Finally, a lithography step was used to form the Al contacts with lift-off.
Fig.4.4 shows the TEM and SEM of readily fabricated NW trigate TFETs. The TEM lamella
was fabricated by FIB preparation along one 40 nm wire. The epi-silicide is well aligned with the
TiN gate. No clear interfacial oxide was observed in the TEM micrograph. In the SEM image
the uniform gate-etching over 5 visible wires is demonstrated. The NiSi2 layer is uniform, no
agglomeration or holes are identified on the surface. The high thermal stability of the layers also
applies for the wires. Some photoresist residuals remain after lift-off process between the wires.
4.4 Electrical characterisation of TFETs at room temperature
Fig.4.5 shows the ID − VG characteristics of a NW gated p-i-n diode with IIS in TFET and quasi
MOSFET operation modes, respectively. P-TFET operation mode (left) is observed by biasing
the n+ terminal to ground potential and applying the drain voltage to the p+ contact. The drain
voltages are varied from |VD| = 0.3 V, 0.5 V, 0.7 V. As expected, the subthreshold regime shows
voltage dependent slopes. Close to Imin the smallest slope of 90 mV/dec is observed and degrades
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Figure 4.5: TFET ID−VG characteristics of tri-gated p-i-n NW diodes when reverse biased
(left), and MOSFET like ID−VG characteristics of gated p-i-n diode forward biased at room
temperature (right).
with higher applied VG as the curve gets round. For TFETs typical ambipolar behavior is observed
for all the curves. The larger drain potential results in an effectively smaller bandgap and BTBT
at the drain starts at smaller VG. N- and p- channel operation basically overlap, while in p-TFET
bias the n-channel shifts towards negative VG while applying larger VD. Thus the off state current
increases with applied drain voltage. When the gated p-i-n is forward biased, MOSFET like behav-
ior is obtained as displayed in Fig.4.5 (right). The threshold voltage is shifted to smaller absolute
VG. The subthreshold slope in MOSFET operation is 85 mV/dec over 4 orders of magnitude show-
ing no VG dependence as expected and discussed in section 3.5.2. Compared to the TFETs the
MOSFETs saturate at smaller |VG|. As the structure was forward biased the off current becomes
very high at large VD. However, the different working principles were demonstrated in the ID−VG
characteristics.
The doping level at the junctions is large enough to obtain ID −VG characteristics typical for a
gated p-i-n structure. As demonstrated in experiments with diodes, the out-diffusion temperature
of 700◦C is sufficient to ensure As segregation and healing of crystal defects stemming from the
ion implantation. Due to the different diffusitivity of As and B, the high T anneal is ideal for the
As junction but the B junction is broadened. The effect of a widened B junction degrades the
n-channel TFET. As a solution to improve the p+/i-Si junction the out-diffusion temperature was
lowered. Less B diffusion into the silicon channel results in steeper junctions. The smaller λpdop for
BTBT at the B-junction ensures higher BTBT generation and larger currents.
Fig.4.6 illustrates tri-gated NW TFETs with two out-diffusion temperatures on SOI and strained
(s)SOI. The sSOI n-TFET was improved by a a lower boron diffusion due to the low T anneal and
less diffusion in strained silicon [57] [58]. A smaller λpdop results in larger Ion and the subthreshold
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Figure 4.6: Measured ID−VG transfer characteristics of tri-gated NW TFETs with different
diffusion temperatures illustrating a degraded p+/i-Si junction due to higher B diffusion.
swing was improved. The p-TFET shows a different behavior. Due to the low T anneal less As
segregated to the interface yielding to a slightly smaller Ion and a larger off state currents in the
ID − VG characteristics. The minimum subthreshold slope, however, was also improved.
Although a higher number of defects could appear at the junctions, the low temperature process
is desirable. For applications, a high symmetry between the n- and p-channel device operation is
required. In the following sections the TFETs with low T IIS process at 500◦C were analyzed.
4.5 Low Temperature Analysis
To gain deeper understanding of the carrier injection mechanisms in a IIS NW TFET low tem-
perature measurements are most promising. In a MOSFET thermally excited carriers overcome
a potential barrier that is modulated by the gate voltage. Low temperatures result in steeper
slopes since SS is proportional to T, and larger Ion due to the increased carrier mobilities at low
temperature [59]. Band to band tunneling in a TFET has a different temperature dependence.
The BTBT current is determined by the tunneling probability TWKB which is less temperature
dependent solely the silicon bandgap, the phonon density and carrier densities may vary with T.
Fig.4.7 shows the ID−VG of a planar TFET in p-mode operation. The measurement temperature
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was varied from 200 K to 400 K while VD was kept constant. At 200K the TFET shows good slope
of below 60 mV/dec and low Ioff .
Two regimes are highlighted in the ID − VG characteristics. The first is dominated by BTBT,
the second by TAT and Shockley Read Hall (SRH) generation but both show different temperature
dependence. The transition from BTBT to TAT and SRH is indicated at Vmin − 1 V. TAT and
SRH have the strongest contribution in the subthreshold regime. Increasing the temperature to
400 K the subthreshold slope reaches 260 mV/dec and Ioff increases to > 10
−4
µA/µm. Both effects
depend exponentially on T due to energy distribution of carriers. A more detailed analysis will be
given in section 4.6.
The on current improvement has two main contributors. The phonon density increases making
the phonon assisted tunneling more likely at higher temperature as the inter band transition requires
momentum transfer. The bigger contribution to Ion is due to the smaller band gap at higher
temperatures. In the following the BTBT regime as well as the subthreshold region are analyzed.
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Figure 4.7: ID − VG characteristics for a planar sSOI IIS p-TFET showing temperature
dependent subthreshold characteristics
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4.5.1 ION vs T
The on current in a TFET is determined mainly by the transmission coefficient in the Landauer
formalism. The transmission coefficient also known as tunneling probability is given by:
TWKB = exp
(
−λ
√
m∗EG(T )3/2
2~(∆Φ + EG(T ))
)
, (4.1)
where ∆Φ is the overlap between the conduction band of the source and the valence band of the
channel, which depends on VG and VD. For the calculation ∆Φ is assumed as |VD| for |VG| > |VD|.
EG(T ) is the temperature dependent bandgap as:
EG(T ) = E
0
G −
αT 2
T + β
, (4.2)
where α = 4.73 · 10−4 and β = 636 for Si. Calculating the material constants and including λdop in
a constant Bcalc yields an exponential function that gives a quantitative measure of the tunneling
barrier decrease with temperature. The drain current is proportional to the tunneling probability,
thus the expression of 4.1 can be fitted to the extracted Ion by varying one calibration factor A
fit
to the exponential term:
TWKB = A
fit exp
(
Bcalc
EG(T )
3/2
(∆Φ + EG(T ))
)
. (4.3)
Fig.4.8 (left) shows the measured Ion versus T for a planar TFET at VD = −1.1 V at various
VG. As expected Ion increases with temperature for all gate voltages. Moreover, the curve follows
the exponential term from equation 4.3. The calculated curves differ for the varied VG induced
for different Afit. In the discussed case the maximum energy overlap ∆Φ was given by the drain
voltage VD. The right graph of Fig.4.8 shows Ion vs T at VD = −1.1 V for different device structures.
The nanowire layout shows higher on current which increases with decreasing nanowire diameter.
Additionally the curvature is larger for the NW-TFETs. The calculation of the variation of λ has
to be taken into account. Smaller λch and steeper doping profile (see 3.5.2) were used for the
calculation. The calculated curves show good agreement with the measured Ion.
All measured TFETs show for Ion an expected exponential T dependence. The impact of λ
could be demonstrated by comparing the temperature behavior. Ion in MOSFET operation follows
the conventional behavior. At low temperature the current increases as Ion in a MOSFET is mainly
determined by improved carrier mobility due to less phonon scattering (not shown).
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Figure 4.8: Ion vs T at VD = −1.1 V of planar p-type TFET for various VG demonstrating
an increase of the tunnel probability at higher temperatures due to smaller EG (left). The
right figure displays Ion versus T for various kinds of TFETs. The solid lines are fits to
equation 4.3, revealing a smaller λ for the narrow NWs.
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Figure 4.9: Planar n- and p-TFET transfer characteristics indicate TAT and BTBT in the
subthreshold regime.
4.6 Trap assisted tunneling
The advantage of a TFET over a MOSFET in the subthreshold regime comes from ∆Φ cutting off
high energetic carriers. However, trap assisted tunneling (TAT), Schockley Read Hall (SRH) and
trap assisted Auger (TAA) carrier generation occurs in a semiconductor, if carriers recombine or are
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Figure 4.10: Sketch of the energy bands in a TFET in off state indicating TAT and SRH
in p-channel operation.
generated in trap states inside the band gap. These generation mechanisms are based on thermal
excitation of carriers from the conduction or valence band to a trap. At high (room) temperature
these states can be filled and generate a leakage current, starting at smaller gate voltages than
BTBT, thus changing the subthreshold regime close to Ioff . Modifying the channel potential also
modulates the barrier for carriers generated by TAT, SRH and TAA. The trap states are filled
corresponding to the energetic distribution of carriers and result in slopes above 60 mV/dec.
Fig.4.9 shows a n- and p-type TFET with a large TAT contribution as indicated by red dotted
lines. As a parasitic effect appearing in the off state of the device, the largest contribution of TAT
appears close to Imin, before BTBT sets in. The trap density at the n
++ junction is larger since As
ion implantation generates more defects, that could not be healed out during dopant segregation
anneal. Moreover, acceptor like traps appear in a larger quantity [60][13][61].
SRH and TAA have a strong temperature dependence. At lower temperature the trap states
are not filled and SRH and TAA are suppressed [62]. The tunneling process of a carrier into the
trap is, like BTBT, temperature independent. But SRH and TAA excitation into the channel is
suppressed at low T. Fig.4.10 illustrates the mechanisms of TAT, SRH and TAA at high (left) and
low temperature (right) in the subthreshold regime of a p-TFET. In the case of TAT, trap states
are filled by thermionic emission and tunneling, while SRH and TAA can also occur itself.
SRH and TAA depend on the doping concentration of silicon. As the Fermi level moves towards
the conduction or valence band edge more trap levels become effective. Moreover, the fundamental
defect density increases with doping. The carrier lifetimes for highly doped silicon follow a 1/N2D/A
dependence, where ND/A denotes the donor or aceptor concentration. Typical lifetimes at a doping
level of 1018/cm3 are 10 to 100 µs but decrease to ns at 1020/cm3. A detailed discussion is given
in [63]. A TFET has a highly doped junction at the source/channel interface thus SRH and TAA
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generation may become an essential contribution for conduction. Fortunately, the suthreshold
regime is determined by the lower doped and intrinsic silicon. If VG is large also parts of the doped
tail at the source channel junction deplete where more pronounced TAT is observed. Lowering VG
results in a shift of the band overlap region towards the channel, meaning that the band overlap is
in a less doped regime with larger trap lifetimes and thus less TAT.
For a detailed understanding the activation energy was determined.
4.6.1 Activation energy extraction
The activation energy EA for TAT will be extracted and compared for planar and NW devices.
In the regime of Imin the carrier injection is determined by SRH generation. The intrinsic carrier
concentration is proportional to an exponential term of 1/kT as: ni ∝ exp(−EG/kT ). In the
subthreshold regime at a small applied gate voltage TAT dominates in the presence of traps. By
applying an electric field to the junction carriers are injected by tunneling into the trap states
located within the band gap. Then the carriers are injected into the channel of the device by
thermionic emission of occupied trap states. The effective barrier height EA can be calculated
using Arrhenius plot [64] [65] [66][46]:
ID ∝ exp
(
EA
kT
)
. (4.4)
Fig.4.11 shows a plot of ID vs 1000/T of a planar TFET at VG = −1 V for various VD ranging
from -0.1 V to -1.1 V and T ranges from 400 K to 170 K. Two regions are highlighted in the plot.
Between 400 K and 250 K TAT causes the main contribution to the current. Below 200 K the
temperature dependence is weaker, BTBT dominates the ID − VG characteristics. Trapping and
de-trapping to states within the bandgap have smaller contribution to the current due to low
thermal excitation of carriers. The extraction of EA was performed in the region between 400 K
and 250 K for different devices.
Fig.4.12 shows the extracted activation energies for planar and NW TFETs versus the gate
voltage. The width of the peak reflects the regime where the transistor suffers most from TAT.
The height indicates the contribution of TAT to the current. Below 0.1 eV the current is assumed
to be dominated by BTBT [65]. As seen in the graph the planar device shows a large peak value of
0.5 eV at VG ∼ 0 V. The width of the peak at EA = 0.2 eV is 0.6 V. The device has a strong impact
on TAT, SRH and TAA. The planar device with IIS shows some improvement. Better results are
obtained for the NW-TFET. The maximum EA is 0.3 eV, indicating less TAT contribution than
for the planar device. Also the voltage region is significantly smaller. Only between -0.5 V to -0.1 V
the current is dominated by TAT.
Fig.4.12 indicates that a NW-TEFT is less affected by TAT in the subthreshold regime. Better
electrostatic gate control and steeper doping profiles are the main improvements (see 3.5.2). Both
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effects improve the screening length λ at the junction, the subthreshold slope as well as BTBT.
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Figure 4.11: Arrhenius plot of a planar
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4.6.2 SS vs T
The temperature dependent impact of TAT on the slope can be demonstrated by plotting the
minimum subthreshold slope versus the temperature. Two regimes are expected to appear: The
strong temperature dependent SRH and TAA and the temperature independent regime of BTBT.
Equation 2.12 suggests a T independent slope for TFETs. However, taking TAT into account,
the occupation of trap states within the bandgap increases exponentially with the high energy
Fermi-tail of the carrier distribution. In other words, the contribution of TAT in the off state
increases exponentially with T. If the subthreshold slope of a ID − VG characteristic is extracted
at a certain gate voltage with ∆Φ → 0 V the TAT contribution to ID increases corresponding to
the occupation. Fig.4.13 (left) shows the extracted subthreshold slope versus the temperature for
different TFETs from 400 K to 70 K. In the low temperature regime between 70 K and 150 K the
slope is constant for various devices. The comparatively large value of 50 mV/dec corresponds to
the current value at which the slope was extracted. Smaller slopes could not be measured due to the
limited current resolution of the measurement equipment (see Fig.4.7). Above 150 K the slope is
strong temperature dependent indicating TAT. As already demonstrated the contribution of TAT
depends also on the device architecture. Planar SOI are more sensitive to TAT. The extracted
slope increases from 58 mV/dec at 160 K to 262 mV/dec at 400 K. Considering RT application the
slope is far beyond the minimum of kT ln(10) that could be reached with MOSFETs. A different
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picture is observed for tri-gate NW TFETs. The temperature dependence is significantly smaller
than for the planar devices. In Fig.2.12 NW40 and NW80 correspond to TFETs with 40 nm and
80 nm diameter fabricated on the same chip as the planar devices. As seen in the activation energy
extraction the impact of TAT is smaller. Not only improved electrostatic control due to the tri-gate
structure can be responsible for the behavior, actually the improvement is rather small. But also,
a smaller diffusion length was extracted in NWs and a steeper doping profile reduce λdop since the
SOI thickness is very thin and the influence of the side gate is small. TAT induced by SRH and
TAA generation arises in the interaction of dopants and band bending as well as BTBT. Thus we
suggest that improved BTBT rate due to electrostatic control (see 4.8) or strain (see 4.7.1) can
significantly reduce the effect of TAT in the ID − VG characteristics.
The best slope close to the thermal limit at room temperatur was observed for a gate all around
(GAA) NW TFET. A detailed analysis will be given in chapter 5.
Fig.4.13 (right) shows the extracted minimum subthreshold slopes in forward MOSFET-like
operation. As expected, the slopes show a linear trend independent of the device structures. The
devices were designed to suppress short channel effects (i.e. LG ∼ 5λ). Small slopes were observed
for NW and planar FETs. The forward biased TFETs show the difference in operation principle.
Especially in the lower temperature range below 150 K the BTBT operation provides constant slope
while for the MOSFET like operation the T dependent energy barrier for thermal emission of the
carriers results in SS ∼ T .
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Figure 4.13: Extracted subthreshold slope versus temperature for different device geome-
tries. Above 150 K the subthreshold slope is temperature dependent, but is less for the smaller
NW devices with improved electrostatics
4.6.3 Pulsed measurements
Besides activation energy extraction by low temperature measurements time resolved measurements
were performed to gain deeper insight to the carrier injection in the subthreshold regime. In
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principal BTBT sets in forthwith after VG is applied. Taking TAT into account the thermionic
emission by SRH and TAA contribute also to carrier injection. As sketched in Fig.4.10 TAT
consists of two major mechanisms. The first is tunneling of a carrier into the trap state in the
band gap. Secondly, time dependent thermal excitation lifts the carrier from the trap state into
the conduction or valence bands. Thermal excitation from the trap-state can be expressed by a
lifetime of the trap state. Trap lifetimes in doped silicon depend on the impurity concentration as
reported in [60]. At an impurity concentration of 1018/cm3 the minority hole and electron lifetimes
are in the rage of 1 µs−10 µs.
Applying short pulses to measure the ID − VG characteristics the contribution of thermally
excited processes can be suppressed. The measurement setup has a recommended minimum pulse
width range for specific current range. Low current measurements require longer setting times for
the pulse measure unit (PMU). In the experiments a trade off between current resolution and pulse
length was chosen. The minimum current that could be measured for 1 µs pulses corresponds to
1 · 10−3 µA/µm of the NW devices. The rise and fall times were set to 40 ns. Fig.4.14 illustrates
the waveform of the pulse applied to the device. During an overall pulse duration of 1 ms one short
pulse with 1 µs−10 µs was applied to the drain and gate of the device. In the rest of the period
the terminals were grounded. In the right plot of Fig.4.14 the pulse response is plotted. For both
signals, VG and VD, the delay is < 50 ns and thus much smaller than the applied pulse length. A
small overshoot is clearly visible, but after ∼ 100 ns the pulse height is stable. Three different pulse
lengths, 1 µs, 10 µs, 100 µs, were applied and the TFET currents were reliably sampled starting
from 125 ns to cut the small overshoot.
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Figure 4.14: Generated voltage waveform applied to VG and VD. The pulse period was kept
constant at 1ms, the pulse length was modified from 10 µs to 1 µs (left). The rise and fall
times between 10% and 90% of the signal are 40 ns (right). After ∼ 125 ns the voltage signal
becomes constant.
Fig.4.15 shows the extracted subthreshold slope versus ID for TFETs and MOSFETs measured
at 1 µs pulse length at room temperature. 25 pulses were averaged for the ID characteristics.
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The blue squares correspond to a DC measurement. As typical for TFETs the slope depends on
the applied gate voltages. At low VG very steep slopes were obtained. Below 10
−3
µA/µm the
extracted subthreshold slope reaches values < 60 mV/dec. A minimum slope of 30 mV/dec was
achieved. Obviously, pulsed measurement lead to significant improvements of the subthreshold
slope compared to the DC measurements below 10−1 µA/µm.
Compared to MOSFETs as demonstrated in the right plot of Fig.4.15 the slope is independent
of the pulse length. Reasonable good values of 60 mV/dec−80 mV/dec were observed over a wide
range of ID. As typical for MOSFETs the slope does hardly change with ID in the subthreshold
region and has a sharp transition to large slopes close to VT . Although the extracted values are
small, the MOSFET did not break the 60 mV/dec limit, which confirms the measurement.
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Figure 4.15: Subthreshold slope versus ID for NW TFETs and MOSFETs extracted from
pulsed (purple square) and DC measurement (blue square). The TFET allow for SS <
60 mV/dec below 10−3 µA/µm, whereas for MOSFET is SS > 60 mV/dec.
Fig.4.16 shows the output characteristics of a 50 nm gate length NW p-TFET with a diameter
of 40 nm measured at different pulse length. In the saturation region at VG = −2 V larger current
appears for shorter pulse length. By varying the pulse length from 1 µs to 100 µs Ion drops about
10% at VD = VG = −2 V. At smaller VG the difference is smaller. In the onset region at small
VD the curves show no time dependence. Self heating of NW-TFETs can be excluded, although
NW structures suffer from mobility degradation during heating if large currents are applied to the
device [67] [68]. Two facts effects show opposing trends during self-heating of NW-TFETs and the
increase of Ion with T in TFETs as discussed in section 4.5. However, the current is too small,
and thus the dissipated energy is much smaller than observed in NW-MOSFETs. Heating effects
during longer pulses should improve the current. As the current drops with the length of the applied
pulse two other effects were discussed. The energy filter of the TFET prevents high energy carrier
injection. In principle an effective ”cooling” of the Fermi-function in the channel could be possible.
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Time dependent TAT effects may also degrade Ion as already seen in 4.6. Traps that were charged
during the measurement could result in a Vt shift and thus degrade Ion.
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Figure 4.16: Pulsed ID − VG of a NW-TFET LG = 50 nm demonstrating smaller Ion for
longer pulse times
It could be shown that the performance degradation due to traps is very time sensitive. By
applying a pulse length of 1 µs the subthreshold behavior is mainly controlled by BTBT. It was
also shown that Ion does not suffer from short pulses. Therefore it can be expected that in fast
logic circuits TFETs perform better than estimated from DC measurements.
4.7 Gate length dependence of p-TFETs
Scaling the gate length in a TFET in view of Ion improvement seems not promising. Due to the
large potential drop at the tunnel junction the impact of channel mobility is rather small. The
current is mainly determined by the tunneling probability and thus independent on channel length
in the first order.
Fig.4.17 shows the ID − VG characteristics of NW tri-gate TFETs with LG = 200 nm and
LG = 50 nm. The measurement was performed with 1 µs pulses to suppress TAT. Contrary to the
expectation, scaling the channel length changes the ID − VG characteristics. At a smaller channel
length the device shows even smaller Ion. Parasitic access resistances can be ruled out as the
devices were processed the same way, with the same contact layout. Also doping segregation was
performed with the same process as the devices are on the same chip just a few µm apart. The
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origin of the smaller Ion is related to the tunnel junctions. The longer channel device may have a
smaller band gap. Two observations indicate a smaller silicon bandgap: the higher current, and
more importantly the smaller distance between the n- and p- branch of the device. The difference
between both branches tends to EG − VD at the minimum Imin. The smaller bandgap could be
caused by the gate induced strain at the tunneling junction as discussed in the following sections.
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Figure 4.17: Measured ID − VG characterisics of NW TFETs with different gate lengths of
LG = 200 nm and LG = 50 nm.
4.7.1 Local strain with TiN stressors
TiN
Si
SiO2
compressive tensiletensile
Figure 4.18: Schematic of stress profiles induced with a compressive nitride stressor
The TiN/HfO2 gate stack induces stress to the silicon beneath. Depending on the TiN growth
method, growth parameters and thickness, tensile or compressive strain is induced. In our case
thick TiN layers of 10 nm-60 nm typically were deposited by AVD deposition. The thin film strain
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was measured in [69] by white-light interferometric surface probing. With increasing thickness TiN
causes compressive stress in the silicon. For 40 nm TiN more than 1.5 GPa was measured. The
devices used for TFETs have a TiN thickness of 60 nm. Fig.4.18 shows a schematic of the expected
stress profile along a NW-TFET. A tensile strain in the TiN layer induces compressive strain in the
channel. The more TiN relaxes, the more the silicon underneath becomes compressively strained.
At the edge the silicon is tensile strained. Strain influences the energy band structure of the TFET.
Kang et al. demonstrated the effect of gate stress to the MOSFET performance due to mobility
enhancement [70]. In [71] the effects of compressive and tensile strain on the band structure and
carrier mobilities are calculated. Effects on the mobility enhancement play minor role in a TFET.
The band-gap narrowing by tensile strain, however, can significantly affect the tunnel junction due
to the exponential term in equation 4.1.
To further analyze the impact of strain on the tunnel junction the B-parameter of Kane’s model
are extracted [72]. The current density in a BTBT junction of the area A can be determined by
the Landauer formula:
J =
2q
2pi~A
∫ ∑
k⊥
T (E,k⊥)[fv − fc]dE, (4.5)
where k⊥ is the k-normal in the tunneling direction and fv − fc the difference of occupation in
valence and conduction band. The band to band generation GB2B is equal for electrons and holes
and does not depend on the position x in the device:
GB2B = |F | ∆J
∆E
≈ q|F |
4pi3~
∫
T (E,k⊥)dk⊥, (4.6)
with fv − fc = 1 and the electric field F . The tunneling probability T (E,k⊥) can be calculated
with the WKB approximation. Solving T for constant electric field and including into GB2B yields:
GB2B = A|F |γ exp( B|F |), (4.7)
where A and B are material constants and are calculated from the reduced silicon tunneling mass
mt and bandgap EG as:
A =
√
mt
18pi~2
√
EG
, B = −pi
√
mtE
3/2
G
2~
. (4.8)
Equation 4.7 represents a simple approach to estimate the BTBT generation in direct semicon-
ductors. For the indirect bandgap of silicon the γ exponent is 2.5. GB2B was calculated for local
tunneling with constant electric field which is not appropriate in general. Additionally no drain
voltage dependence is included as the difference in occupation probability was assumed to be 1.
Despite of the simplification, the B parameter is a meaningful material parameter of the device.
Fig.4.19 shows a plot of the natural logarithm of ID/V
2.5
G versus 1/VG for tri-gate and GAA
devices with various channel lengths. Kane’s B parameters of equation 4.7 were extracted from the
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slope in the linear regime by linear regression. To calculate the B parameter the electric field at
the source junction was estimated from the gate voltage and the screening length λ from equation
3.25. The corresponding values are highlighted in the plot. A striking observation is that the
extracted value increases with decreasing channel length for the tri-gate devices. At LG = 50 nm
B is close to the literature value that is commonly used for simulating BTBT in Si [73] [9]. At
LG = 100 nm B decreases to 15 MV/cm and finally reaches 7.2 MV/cm for LG = 200 nm. It is
important to emphasize that the devices were fabricated on the same chip, implying that parasitic
process variations are minimized. Doping implantation, IIS annealing and silicidation could have
influence to the BTBT generation. As only the gate length was changed, the difference in GB2B
stems from the silicon material properties at the tunneling junction. EG and mt are modified by
strain induced to the junction at the edge of the TiN gate. Increasing the gate length yields to
increased tensile strain at the edge. Strain in the silicon edge appears if the TiN relaxes. The degree
of relaxation and the length of the gate determine the strain. For comparison, a gate-all-around
(GAA) NW TFET with LG = 200 nm is shown in Fig.4.19 (red line). For the GAA device the
ratio of TiN to the silicon wire is much larger than in the tri-gated NWs. The B parameter is
even smaller. However, in this case the device was fabricated in a different process which makes
quantitative comparison difficult.
To gain more insight into the nature of the tunneling junction the B parameters were extracted
for different temperatures. Corresponding to the extraction of Ion in section 4.8 the temperature
dependence of the band gap can be included. From the proportional relation
B ∝ E3/2G (4.9)
and the temperature behavior of EG one obtains
B2/3 ∝ E0G −
αT 2
T + β
. (4.10)
Plotting B2/3 versus αT
2
T+β yields a linear dependence. The y-axis intercept is proportional to E
0
G
and the slope to the tunneling mass. Fig.4.20 shows the extracted B∗(T ) for planar and tri-gate
TFETs with LG = 100 nm and LG = 200 nm extracted from low temperature measurements. The
linear behavior is demonstrated in the temperature range from 70 K to 400 K.
As expected from Fig.4.19 EG is smaller for 200 nm devices compared to 100 nm. Higher strain
was induced at the edges of the long channel device. For LG = 100 nm the analys suggests for NW
TFETs a smaller bandgap compared to the planar structures. This might be due to the higher
degree of relaxation when the ”TiN/silicon” volume-ratio is increased. In a planar device the TiN
could only induce strain to the channel surface, while in tri-gate NW structure also the sidewalls
are covered with thick TiN. Thus, higher relaxation is expected, yielding to higher strain and thus
in a smaller EG.
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Figure 4.20: Extracted B-parameter at different temperatures comparing planar and tri-
gate NW TFETs
To study the influence of strain at the tunneling junctions TCAD simulations were performed.
The deformation of the band structure, effective mass and density of states was calculated. The
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Figure 4.21: Simulated ID−VG versus experimental curves demonstrating current improve-
ment due to strain at source/drain junctions
authors of [74] derived the change in the conduction band ∆EC by degenerate k · p at the zone
boundary χ. An additional shear term was found and added to the model of [75]. The shift in the
valence band ∆EV was simulated by solving 6 × 6 k · p [76]. The Effective DOS was calculated
from the strain dependent effective mass and the DOS of unstrained silicon NC/V :
N strC/V =
(
mstrn/h
mn/h
)3/2
NC/V , (4.11)
where N strC/V is the DOS of strained Si, m
str
n/h and mn/h the effective carrier masses of strained and
unstrained Si.
Fig.4.21 shows the simulated ID−VG of a IIS TFET with doping pockets and strained junctions.
The parameters for the simulations were taken as extracted from section 3.5.2. A doping level of
1 · 1020/cm3 with a gradient of 3 nm/dec was simulated at the junction. In the unstrained curve
very low currents were calculated and a wide gap between the n- and p- branch appears due to
the large silicon band-gap. By applying strain to the junctions the current increases. Moreover,
the n- and p-branch is less separated. Compared to the experiment the curves reflect the behavior
of strain on the tunneling junctions as expected. In case of 200 nm gate length a strain factor of
1.25x compared to the 100 nm device was simulated to match the curve. As the simulated ID −VG
characteristics depend on a huge number of parameters no absolute values were extracted. The
result serves as a qualitative insight into stress effects on the junction. Only by applying more
strain to a small region at the junction Ion was significantly improved. Compared to MOSFETs
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the influence of strain to the device performance is much larger. A good control of the stress levels
at the junction is required for the application in reliable circuits. However, by applying strain the
performance of TFETs can be boosted by a factor of 100.
4.8 Impact of electrostatic control
In section 4.6.1 the activation energy of traps was extracted for different device geometries. It was
shown that the activation energy is lower in NW-TFETs. In doped silicon the fundamental trap
level is determined by the doping concentration. Even in the absence of crystal defects, electrical
trap states appear in the band gap in doped Si. The aim for designing a TFET layout is to suppress
TAT in the presence of trap states at highly doped junctions.
TAT is apparent in the off state of the device and it appears before BTBT sets in. One possible
solution to reduce the contribution of TAT in the subthreshold regime is to improve electrostatic
gate control. However, the maximum rate of TAT in the off state is limited due to the life times of
SRH and TAA. Apart from the better slope for TAT in a device with improved electrostatics, the
voltage difference between Imin and the onset for BTBT is reduced. The effective contribution of
TAT to the overall characteristics appear in a smaller voltage regime.
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Figure 4.22: Measured ID−VG for different device geometries demonstrating less TAT with
improved electrostatics.
Fig.4.22 shows ID − VG characteristics for different TFETs at VD = 0.3 V. The planar TFET
on 15 nm SOI shows a large contribution of TAT. Close to Imin BTBT is rather weak. Decreasing
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the SOI thickness results in improved BTBT and reduced contribution of TAT. The best inverse
subthreshold slope is achieved for the NW tri-gate TFET. The region where TAT occurs was
reduced to <0.1 V, the typical TAT hump disappeared.
It was demonstrated that the electrostatics of the device play the most important role to obtain
good slopes, especially in the subthreshold region. The improvement of BTBT follows an expo-
nential function of λ in the tunneling probability. TAT follows the physical limit of 60mV/dec
obtained for MOSFETs, starting at the minimum TAT rate determined by the fundamental trap
density at the junction. If it succeeds to fabricate a device with a BTBT generation with small
slopes in a larger current level than TAT, sub 60 mV/dec is possible even in the presence of TAT.
Unfortunately the minimum contribution of TAT (see Fig.4.22) is basically fixed and given by the
doping level at the junction. Imin can not be reduced by improving electrostatics.
The above findings were confirmed by TCAD simulations. A non local band to band tunneling
model was applied for phonon assisted tunneling. To simulate the impact of TAT the non local
Hurkx model was included. The tunneling mass was assumed as calculated in [73]. The trap level
was assumed to be mid-gap. Carrier lifetimes were calculated by Scharfetter’s relationship from
the trap and doping densities as follows [77][9]:
τdop = τmin +
τmax − τmin
1 + (NA+NDNref )
γ
, (4.12)
where NA and ND are the doping levels at the source and drain, τmax and τmin the upper and
lower limit of the trap lifetimes. The reference doping level Nref was included as 1 · 1016/cm3 and
for the lifetimes τmin = 0 s and τmax = 10
−7 s. These parameters correspond to experimental data
[13][61] [78].
Fig.4.23 shows the simulated ID − VG of a planar SOI and double-gate (DG) n- and p-TFETs.
As expected, the improved electrostatics of the 8 nm DG device results in less TAT. The same
behavior as in Fig.4.22 could be demonstrated. As a matter of fact the minimum drain current
IminD was not improved. Fortunately, it is still relatively small, but increases for small band-gap
materials. SRH and TAT depend on thermal excitation from the valence and conduction bands
into the trap state, where its occupation is determined by the Fermi distribution. A smaller band
gap will increase IminS due to SRH and TAT exponentially following the Fermi tail of the carrier
distribution.
4.9 Summary
A simple low temperature process was developed to fabricate tri-gated NW TFETs by dopant
segregation with IIS. Tilted implantation was implemented using the TiN gate as a shadow mask.
No lithography is needed for source/drain IIS implantation. Scaling TFETs to very small channel
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Figure 4.23: TCAD simulation of ID − VG with TAT according to the non-local Hurkx
model.
length has become feasible with this process. A small λdop was achieved by steep doping profiles.
Improved electrostatics with thin SOI substrate and tri-gate structures result in a small λch. As
a result n- and p-TFETs with high Ion and small slopes were achieved. Smaller currents at low
temperature due to the larger bandgap and a significantly improved subthreshold characteristics
were demonstrated at low temperature. Traps in the bandgap appeared no longer occupied and
TAT was suppressed. Below 150 K BTBT is the main contributor of ID. Due to the lifetime
of trap states TAT could also be suppressed by applying short voltage pulses of 1 µs for the ID
measurements. The inverse subthreshold slope and Ion was improved in pulsed measurements.
It could be demonstrated that an improvement of the tunneling probability by optimizing the
screening length λ and the electrostatics decreases the contribution of TAT. The minimum level of
fundamental traps in a doped silicon device is large, independent of the fabrication method. Even
in the presence of traps at the junction, steep slopes could be observed in simulations if BTBT
generation is large. It has been shown that local strain at the junctions improves the tunneling
injection of TFETs. Compressive strain in the silicon channel induced by the TiN gate stack
results in tensile strained n+/i-Si and p+/i-Si junctions. A tensile strain induced lower bandgap
and smaller effective mass improve Ion in the experiments. TCAD simulations confirm the strain
enhanced BTBT generation.
As a consequence for Si-based TFETs new structures have to be developed with the best possible
electrostatics, preferentially a gate all around structure with stressors at the junction.
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Chapter 5
Gate-all-around NW p-TFETs with
suppressed ambipolar n-channel
The improvement of electrostatics is the key to reach high on currents steep subthreshold slopes and
small TAT as discussed in 4.8. Planar SOI structures do not provide very small screening length λ
of the electric potential even though the silicon thickness was reduced to 6 nm. A further reduction
of tSi down to 3 nm would indeed decrease λ by 30%, but would lead to extensive fabrication issues.
First of all the fabrication of continuous layers by Si silicidation is difficult on ultra thin Si < 10 nm
and would also result in very large resistances. Secondly, the performance of the TFETs in this
work are based on the self-aligned silicide contacts. Silicon regrowth with subsequent silicidation
would also complicate the silicide/gate alignment. Our approach is the implementation of a free-
standing nanowire layout where the gate dielectric and metal surrounds the wire. A rather thick
SOI substrate with a thin wire can be used as a contact to thin silicon wires. Silicidation of wires
and the applicability in devices was already demonstrated in sections 3.5 and 4. To further improve
the TFET characteristics, asymmetric doping was used to suppress ambipolar behavior. Schmidt
et al. have demonstrated that a low doped drain contact can reduce the ambipolar branch [79].
In TFETs with doped silicon source/drain a low doped drain results in a huge drain resistance.
Especially when the low doped region measures several micrometers. In NW structures with small
diameters the resistivity is even larger. It has been shown that the dopant activation rate of Si
nanowire structures is different from layers on bulk Si or on SOI. Dopant deactivation due to
dielectric confinement decreases the amount of activated dopants in the silicon wire [80] [25] [81].
In this chapter gate-all-around (GAA)-TFETs were fabricated with the implantation into the
silicide (IIS) method and characterized to demonstrate their good device performance for TFET
applications. It will be shown that by applying silicided drain with good alignment control, p+-
Si and n+-Si can be replaced by a low resistivity NiSi2 in a free standing device architecture.
Furthermore, the low doped drain Si can be designed very short keeping the access resistances low.
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As verified in the previous sections As IIS requires a higher T anneal than B. The advantages of
reducing the thermal budget by replacing As IIS with P IIS were discussed.
5.1 Suppression of ambipolar behavior
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Figure 5.1: Simulated ID − VG characteristics and energy bands at the drain side of double
gated p-TFETs demonstrating suppressed ambipolar n-channel by lowering drain dopant
concentration.
Symmetric doping of gated n+/i-Si/p+ TFETs has the advantage that n- and p-channel devices
can be realized with the same fabrication process. However, similar tunneling junctions at the
drain and at the source of a TFET, cause strong reverse currents stemming from BTBT at the
drain junctions. If the device has a small band-gap and a strong TAT contribution both branches
move together in the subthreshold regime. The minimum current in the device IminD increases with
the overlap of both branches especially when a drain voltage is applied that decreases the effective
band gap.
A TFET is an ambipolar device as it works in n- and p- channel mode, however, the undesired
BTBT generation at the drain can be mostly suppressed. The key to avoid large BTBT at the
drain junction in reverse biasing is minimizing the tunneling probability in the drain of the TFET.
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The tunneling probability TWKB from equation 2.10 shows the features influencing the BTBT
injection at the drain. A larger band gap or effective mass, for example, could decrease BTBT. The
implementation of a heterostructure would be a solution to achieve small band gap at the source
and a larger band gap material at the drain of the device. The top down fabrication of lateral GAA
NW structures, however, do not offer possibilities to make use of heterostuctures. Another option
to decrease TWKB at the drain is tuning the screening length λ
D = λch + λ
D
dop. λch stems from the
gate electrostatics and is also difficult to implement differently at source and drain. The depletion
length due to the doping concentration and profile determines λDdop. In an unbiased p-n junction
with asymmetrical doping NA/D >> ND/A the depletion length is determined by the highly doped
region and can be calculated as [82]
wD =
√
2Si
q
Vj
NA/D
(5.1)
where NA/D is the corresponding doping concentration of the highly doped drain. Lowering the
drain doping results in a larger depletion and thus in less band bending. Both, decreasing the doping
concentration as well as broadening the dopant profile result in a larger λDdop. Experimentally this
is difficult to implement, since a diffusion broadened drain/i-junction by a thermal treatment has
to be made before the source IIS to avoid a broadening of the source/i-junction. Especially if n-
and p-channel TFETs are desired on the same chip individual IIS would cause many process steps.
The easiest way to achieve a large λDdop is by implementing a low doped drain contact as reported
in [79]. However, in TFETs with doped Si source/drain this approach causes large series resistances.
In this work silicide contacts and IIS are used to benefit from the low resistivity of the metal drain.
With a metal contact close to the channel region a reduction of dopant concentration at the drain
side does not raise the series resistance significantly if the gap between silicide and channel is small
(e.g. 10 nm). The effect of lowering doping concentration at drain junctions is shown in Fig.5.1. All
curves were simulated with the TCAD simulator including the models for BTBT, Schottky barrier
tunneling (SBT), trap assisted tunneling (TAT) and strain as discussed in the previous sections.
The corresponding device layout is a 8 nm thick double gate (DG) structure. The n+ pocket at
the source was simulated with a doping concentration of 1 · 1020 cm−3, while the p+ drain doping
concentration was lowered from 1 · 1020 cm−3 (red line) to 1 · 1018 cm−3 (green). The simulated
ID − VG characteristics (left) for p-TFETs show the corresponding simulations at VD = −1 V. No
difference was observed for the various doping concentrations in the p-channel branch. The series
resistance of the devices was not influenced by the drain doping. In n-channel operation the low
doped drain reduces BTBT injection significantly. For the 1 ·1020 cm−3 case the reverse current has
the same level as in forward conduction. Lowering to 1 · 1018 cm−3 reduces the current drastically
by a factor of 500 at VG = 0.5 V. The right plot of Fig.5.1 shows the simulated energy bands for the
three doping concentrations at the drain junction for VG = 0.5 V and VD = −0.5 V. As expected
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from equation 5.1 the band bending flatens for lower doping. The tunneling distance for BTBT
increases, resulting in lower BTBT generation. As also electron (e)SBT occurs at the NiSi2/Si
junction a small gap between the gate and the silicide is mandatory. The band energy diagram
in Fig.5.1 shows a smaller tunnel distance for eSBT if the doping concentration is lowered. In the
simulation the gap measures 10 nm and eSBT several orders of magnitude lower than BTBT. For
doping concentrations below 1 · 1018 cm−3 BTBT in the n-channel operation does not further drop.
For the experiment this approach requires a precise control of the silicidation process to form the
gap between the NiSi2 drain and the gate. In the following the insights gained from the simulations
were adapted to the fabrication of TFETs.
5.2 Fabrication
Basic fabrication steps were already shown in 4.3. Gate-all-around TFETs with epitaxial silicides
are fabricated on 20 nm thick SOI substrates with 145 nm BOX. The thick BOX was partly etched
to form the free standing structures. However, about 50 nm was left on the substrate to ensure
device to gate insulation. A schematic illustration of the key fabrication steps is shown in Fig.5.2.
Mesa preparation
The PMMA litho to define the wires with a width of 30 nm and 60 nm was performed as in 4.3.
A highly selective RIE process was used to etch the Si wires. Cleaning was performed in oxygen
plasma chamber and H2SO4:H2O2 (2:1). After removal of surface oxides the wires were twice
oxidized at 1000◦C for 30 minutes and etched in 1% HF for 200 s. The oxidation thinning was
performed twice to obtain wires with ∼10 nm width.
Gate definition
A modified RCA clean shown in 3.5.2 was performed to clean and passivate the silicon surface prior
to the 2.5 nm HfO2 and 60 nm TiN deposition. An electron beam lithography and a low power
Cl2/SF6/Ar based IC-plasma with very high selectivity to HfO2 defined the gate. The TiN spacers
for the GAA structures have to be overetched for 30 s. Remaining TiNXOY and HfO2 was removed
wet chemically (see 4.3).
Silicidation and Metallisation
A 5.7 nm thick nickel/aluminium layer was deposited by co-sputtering on the clean and oxide free
nanowires to form 20 nm epitaxial Ni(Al0.1Si0.9)2. The forming gas annealing was performed at
700◦C for 30 s followed by removal of unreacted Ni. Phosphorus ions were implanted at 3 keV to
a dose of 2 · 1015 cm−2 or 5 · 1015 cm−2, respectively, at an angle of 45◦ to the surface normal and
5.2. Fabrication 81
perpendicular to the gate finger. The TiN serves as a shadow mask to the drain/channel contact.
The post implantation anneal was performed in forming gas at 500◦C for 10 s. Finally, a lithography
step was used to form the Al contacts with lift-off. A selective TiN etch was performed to form a
gap of ∼ 10 nm between the silicide and the gate.
Fig.5.3 shows a SEM and a cross-section TEM image of a fabricated GAA TFET with a single
wire. The SEM image demonstrates a conformal deposition of the TiN gate around the free standing
Si. The bottom TiN on the BOX surface was connected to the TiN around the wire. Silicidation
using Ni(Al0.1Si0.9)2 did not damage the wires. The TEM of Fig.5.3 shows an interfacial oxide
thickness between the HfO2/Si interface of approximately 0.5 nm and a 2 nm−3 nm thick HfO2
conformally surounding the NW. The Si NW has a tri-angular shape and is defect free [83].
15nm 
145nm 
Mesa etch
Gate formation
Silicidation/
Implantation/
Metallisation not to scale
Figure 5.2: Schematic illustration of the fabrication steps for gate all-around nanowire
TFETs
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Figure 5.3: SEM and TEM images of GAA NW-TFET with TiN/HfO2 gate stack
5.3 Electrical characterisation
5.3.1 Impact of phosphorus IIS
Compared to the planar or trigate TFET layout IIS in a GAA-TFET can be quite different. Small
wire diameter and triangular shape (see Fig.5.3) may have an influence on the amount of dopants
segregating to the interface. In this section the phosphorus implantation dose at the source of the
p-TFET was increased from 2 · 1015 cm−2 to 5 · 1015 cm−2 and characterized. Fig.5.4 displays the
ID − VG characteristics of GAA NW p-TFETs for both IIS doses. The wire diameter is 20 nm, the
applied VD ranges from -0.3 V to -0.7 V. Both curves show fairly high Ion and good subthreshold
characteristics. Minimum slopes were extracted over one order of magnitude at VD = −0.3 V of
90 mV/dec for a source implantation dose of 2 ·1015 cm−2 and 75 mV/dec for a dose of 5 ·1015 cm−2,
respectively. The subthreshold characteristics show round shape, a typical feature of TFETs.
Larger source doping results in a smaller subthreshold slope of 75 mV/dec and improved Ion of
more than one order of magnitude throughout the measured range.
Fig.5.5 shows the ID − VD characteristics corresponding to Fig.5.4. Large Ion is achieved for
both devices, particularly for the high dose IIS device. The TFETs typical ”S”-shape is suppressed
due to reasonable high source doping and good electrostatics as theoretically predicted in [8] [84].
At a supply voltage of VG = VD = 1.2 V high on currents of 60 µA/µm are obtained.
The thickness to width ration of the nanoscaled wires influences IIS sensitively. The volume
per implantation cross section is approximately twice as large than in the 6 nm-7 nm planar and
trigate structures. As a consequence a higher implantation dose is required to obtain the same
doping concentration at the junction as for the tri-gated NWs. At the small implantation dose
less dopants segregate to the interface and a smaller Ion was observed, which is a proof for BTBT
being the dominating carrier injection at the source. Parasitic hole barrier tunneling (hBT) and
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thermionic emission of holes (hTE) decrease with increasing doping concentration due to a smaller
barrier thickness.
Thus it is concluded that the large Ion is due to enhanced BTBT associated with high junction
doping. As a secondary effect of high dose IIS, the ID − VG characteristics shift to more positive
VG due to the larger source Fermi energy.
Trap assisted tunneling was suppressed by using phosphorus implantation since less defects at
the n+-junction are generated for all the devices. Another unique observation is that TAT appears
strongly suppressed even in the presence of traps in the bandgap, due to the superior electrostatics.
Compared to devices fabricated with As segregation in chapter 4 the p-type TFET subthreshold
regime was significantly improved. Outdiffusion at 500◦C was sufficient for phosphorus segregation
by IIS to form a highly doped junction. As a result, the p-TFET performance is improved compared
to arsenic IIS resulting in less TAT as in the planar structures. The thermal budget for P segregation
used for these devices is 500◦C and therefore much lower than used for As (> 700◦C) [30]. This
is a significant advantage, since complementary TFETs require thermal budgets suitable for both
p+- and n+-junctions. The formation of doping pockets by P IIS is the preferred approach for our
TFET process.
Dopant segregation was demonstrated for free standing silicided nanowire structures with a
diameter of 20 nm. Further improvement of electrostatic control will be demonstrated in the next
section by reducing the wire diameter to 10 nm.
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Figure 5.4: Measured ID−VG of 20 nm di-
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5.3.2 Further improvement of the electrostatic control
Fig.5.6 compares the transfer characteristics of GAA NW-array devices with 10 nm and 20 nm diam-
eter, respectively, with a planar single gate test device on 20 nm SOI. With significantly improved
electrostatic control all GAA NW TFETs show a normalized Ion of more than 200x larger than
the planar structure. Gate leakage through the thin HfO2 gate dielectric limits the minimum drain
current IminD where an even better SS is expected. As calculated from the simulaions ambipolar
behavior is greatly suppressed. BTBT generation and electron BT at the drain are low due to the
low doped gap at the junction. Up to a comparatively large drain bias of -0.7 V the device shows
only weak increase of the n-channel branch in the regime of IminD .
Fig.5.6 (right) shows the output characteristics of a 10 nm GAA NW p-TFET with LG = 250 nm
and 5 ·1015 cm−2 IIS at the source. The gate voltage is varied from -0.5 V to -1.3 V in steps of 0.2 V.
Very large Ion of was observed in this device. A record Ion of 78 µA/µm at VD = VG = 1.1 V was
achieved for these highly scaled NW devices, exceeding values of other Si or SiGe based devices
reported in literature.
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Figure 5.6: ID-VG characteristics of planar and 10 nm/20 nm GAA-NW TFETs with
LG=250 nm showing improved device performance by downscaling the device structure. The
ID-VD demonstrates large Ion due to good electrostatics and linear onset due to high source
doping.
Fig.5.6 (right) shows the extracted inverse subthreshold slope (SS) versus the drain current
ID for NW GAA TFETs with a diameter of 20 nm and 10 nm, respectively. Due to the excellent
electrostatic control the impact of TAT is reduced. The better electrostatics of the smaller diameter
in the 10 nm wire result in a smaller SS over the whole ID range from 10
−4
µA/µm to 10−1 µA/µm.
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Figure 5.7: SS vs ID of 10 nm and 20 nm GAA TFETs with improved subthreshold slopes
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5.4 Conclusions
GAA silicon nanowire p-TFETs were fabricated and characterized. A process to conformally sur-
round a the free standing silicon wire with a TiN/HfO2 gate stack was developed. By silicida-
tion of the free standing wire a low resistivity electrical connection was achieved. The epitaxial
Ni(Al0.1Si0.9)2 allows a well controlled silicide/channel interface. A defined gap at the edge between
the silicide and the gate was fabricated. The screening length of the electrical potential stemming
from the dopant profile λdop as a contributor in the tunneling transmission TWKB has been mod-
ified for source and drain separately. Using IIS pocket formation with phosphorus IIS small λSdop
was achieved at the source, which improved TFET characteristics and reduced thermal budget
compared to As implantation. Together with a low doped junction at the drain the ambipolar
n-channel in the p-TFET was reduced significantly. Subthreshold characteristics were improved by
using phosphorus IIS at low temperature due to less TAT even in planar control structures. The
great impact of electrostatic control was demonstrated for 10 nm and 20 nm wire diameters. Very
small λch was demonstrated for the smallest GAA structures. Having decreased the total screening
length at the source λS = λSdop + λch, a high tunneling transmission in the n
+-Si/i-Si junction was
achieved, yielding to large Ion.
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Chapter 6
Implementation of complementary
sSOI-TFETs in low power inverter
logic
6.1 Introduction
An inverter is a logic NOT gate that implements logical negation inverts the input voltage signal
VIN . It can be constructed using only NMOS or PMOS transistors which have the advantage of
simple processing but also comparably high losses in terms of power consumption and processing
speed. Another possibility is the use of complementary n- and p-type MOSFETs to form the
CMOS inverter layout. Since one of the transistors is always switched off in both logic states,
leakage power consumption can be reduced. In common processor technology the CMOS inverters
are the building blocks for digital circuit design.
A CMOS inverter consists of a n- and a p-channel device electrically contacted in series at the
drain terminal. The source of the n-MOSFET is grounded, while at the source of the p-MOSFET
the supply voltage VDD is applied. The output signal VOUT corresponds to the drain voltage of the
connected devices, whereas VIN is applied to both gates. By varying the input signal VIN between
0 V and VDD either the n-channel device or the p-channel device are switched into conduction mode.
As the source of the n-channel device is grounded the input voltage corresponds to the gate voltage
VIN = V
n
G . For the p-channel device the source is at VDD potential, meaning that the effective
gate voltage V pG = VIN − VDD. The electrically conductive transistor determines the voltage at
VOUT . If the n-channel is on VOUT equals approximately 0 V, and VOUT ≈ VDD if p-channel is on,
respectively.
Fig.6.1 shows the CMOS inverter working principle derived from n- and p-MOSFET output
characteristics. ID − VG characteristics of the n- and p-channel device are plotted in a common
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coordinate set using the following relations:
VOUT = V
n
D = V
p
D + VDD
VIN = V
n
G = V
p
G + VDD
(6.1)
where V
n/p
D and V
n/p
G are the corresponding drain and gate voltages of the n- and p- type devices.
The equilibrium state of the inverter can be determined from the load line. Following Kirchoffs
VOUT VIN
VIN=0 VIN=VDD
VIN=0VIN=VDD
VOUT
Load curves Voltage transfer characteristicIn/pD
VOUT
VDD
GND
VIN
n-channel
p-channel
VDD
VDD
VIL
VOH
VIH VOL
NMH
NML
Figure 6.1: Load line and VTC in different inverter states
voltage law the interception of equal currents under same VIN corresponds to the state where I
n
D
and IpD cancel out. At this point the output voltage VOUT can be read. The current flowing through
the device at InD = −IpD corresponds to the current through the inverter circuit. Also the leakage
current Ileak can be extracted in one of the stable states VIN = 0 V or VIN = VDD.
In the load line in Fig.6.1 the interception points are marked with different colors. In the state
VIN = 0 V the n-device is off (V
n
G = VIN = 0 V) and the p-device is switched on (V
p
G = VIN−VDD =
−VDD). The interception of both curves is marked with a red point. As can be seen in the plot,
equilibrium is reached at VOUT ≈ VDD. Thus the input voltage is inverted to its inverse logical
state. The blue point corresponds to the state before the inverter switches VOUT from VDD → 0.
The n-device is switched on but the p-device still has larger current in the linear saturation region.
At the green point the inverter changed its state. Now the interception is close to 0 V. The orange
point corresponds to the standby state, with VIN = VDD and VOUT ≈ 0 V. The voltage transfer
characteristic (VTC) describes the path of VOUT versus VIN in the range between 0 V and VDD.
The color points from the load line are transferred onto the VTC curve. VTC shows a sharp
transition at about half VDD occurs. The derivative ∂VOUT /∂VIN in the transition region provides
the gain. The voltage range in one of the standby states where variation in the voltage signal does
not flip the state is called noise margin. NMH/L is defined for the high and low level seperately
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and can be extracted from the VTC with the points ∂VOUT /∂VIN = −1 as NMH = VIL − VOH
and NML = VOL−VIH . In a device with large gain the noise margin can span almost the complete
voltage swing.
To obtain high gain, large noise margins and fast switching, several requirements of the n- and
p-devices must be met. Good saturation regions of the ID − VG characteristics provide a high
gain. If both transistors are in saturation only a small difference in VIN results in a large change in
VOUT . Furthermore the linear regime should be steep and without S-shape to achieve large noise
margins. Fast switching is obtained if the current is large in order to charge and discharge the load
capacitances in a short time.
TFETs introduce a possibility to reduce the power consumption of circuit technology. The
applicability in inverters is an essential part to study the behavior in interconnected devices. In
the literature only a few C-TFET inverters can be found as the implementation of n- and p-
type TFETs on the same chip is difficult [85] [86] [87]. The requirements that are needed for
reasonable inverter characteristics are difficult to meet with TFET circuits. Most TFETs suffer
from S-shaped ID − VG, small Ion and unbalanced n- and p-type operation. Especially concepts
with complicated III-V based hetero-structures designed for high on-currents require tremendous
effort for the fabrication of inverters. A simpler TFET structure as demonstrated in chapters 4 and
5 has the advantage that n- and p-TFETs can easily be fabricated with a small pitch in the range
of 100 nm ensuring small footprint and small parasitic resistances. This chapter demonstrates the
operation of C-TFETs with respect to the static voltage transfer, power consumption and time
response.
6.2 C-TFET inverter layout
Using the IIS process of Chapter 4 an inverter device is easy to fabricate on strained SOI with 2 gate
fingers as shown in Fig.6.2. The drain contacts of both n- and p-TFETs were connected through
the silicide. The ground contact is located at the source of the n-TFET and the VDD contact at
the source of the p-TFET. The drain contact terminals of both devices features the output voltage
VOUT . The input signal VIN is put on the two finger TiN gate structure. Short channel length
TFET-inverters were fabricated with a physical channel length from 200 nm to 50 nm. The tilted IIS
was performed with As+ or B+ implantation into epitaxial NiSi2 and out-diffusion at 500
◦C for 10 s.
The dopant concentration at the NiSi2/Si interface is 1 ·1020 cm−3−2 ·1020 cm−3 with steep doping
gradients of 1.5 nm/dec − 3 nm/dec as reported in section 3.5.3. In the absence of interconnecting
wiring no additional lithography is necessary and parasitic resistors and capacitances are minimized.
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Figure 6.2: Schematic of complementary nanowire TFET inverter layout on sSOI substrate
with parallel wires.
6.3 C-TFET inverter working principle
Fig.6.3 shows a sketch of the conduction and valence band energies in complementary TFET logic
at high and low VIN . The n-TFET source contact is biased at ground potential, the supply voltage
VDD to p-TFET source. VOUT is connected to the drain of both TFETs. The metal workfunction
of the TiN gate is 4.8 eV for n- and p-TFET, thus the VIN signal modulates the channel potential in
both TFETs equally. Ideally, if VIN = 0 V no band to band tunneling at the source of the n-channel
TFET occurs, it is switched off. For the p-TFET, however, the potential difference between VDD
and VIN is VDD, the p-TFET is switched on and the potential in VOUT reaches VDD. At VIN = VDD
the p-TFET is in the off state. Now at the n-TFET source the potential difference equals VDD and
it changes into on state. The potential drops at the p-TFET and VOUT → 0 V.
The band structure of Fig.6.3 indicates, that an inverter can be realized with two identically
fabricated TFETs. Even though the same gate stack was used for both devices signal inversion is
obtained. Necessary condition, however, is a midgap workfunction for the gate metal in order to
achieve the transition at VDD/2.
The symmetric doping of source and drain is a drawback. The n-TFET source and the p-TFET
drain have identical p+/i-Si junctions and the p-TFET source has the same n+/i-Si junction as the
n-TFET drain. In section 6.5 the degradation due to the ambipolar behavior will be addressed in
more detail.
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Figure 6.3: Band diagrams of an inverter at high VIN (top) and low VIN (bottom).
6.4 Electrical characterisation of C-TFETs
ID − VG of n- and p-type nanowire TFETs were measured and plotted in Fig.6.4. The channel
length is 200 nm for both devices, the wire cross sectional area 40 nm×6 nm. As discussed in chapter
4 both devices show TFET typical voltage dependent subthreshold slopes and strong ambipolar
behavior. The minimum currents Imin for n- and p-TFETs are obtained at VG close to 0 V, making
C-TFETs suitable for the inverters. Due to the almost midgap workfunction of the TiN gate, the
ID−VG curves at higher VG for both devices are almost symmetrical around VG = 0 V, showing the
same Ion of 10 µA/µm at |VD| = 0.5V and |VG| = 1.5V. With decreasing gate voltage the symmetry
degrades because of the different subthreshold swing. Close to the minimum drain current Inmin the
n-TFET has steeper subthreshold slope. A small shift to positive VG is observed for the minimum
currents. This results in higher currents at VG = 0 V for the n-TFET than for the p-TFET.
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Figure 6.4: Measured ID−VG characteristics of n- and p-type NW-TFETs with 40 nm×6 nm
and 200nm channel length with drain voltages of ± 0.1 V and ±0.5 V
Since the devices show ambipolar switching behavior, workfunction engineering is needed to
avoid parasitic leakage. The metal gate work function should provide a shift such that the minimum
current shift to VG = 0 V.
Fig.6.5 shows the ID − VD output characteristics of the corresponding C-TFETs of Fig.6.4. As
already observed in the transfer characteristics higher VG has to be applied to the n-TFET to obtain
the same ID. If the ID − VD is plotted for the same gate overdrive (VG − Vmin) the current values
of n-TFET and p-TFET are similar. The TFET typical exponential increase of ID with VG in the
saturation region is observed. The super-linear onset (”S”-shape) that is related to drain induced
barrier thinning (DIBT) was not observed for the n- TFET and only marginal for the p-TFET due
to sufficiently high source doping and good electrostatic gate control [88] [89].
As visible in Fig.6.4 Inmin of the n-type TFET is at VG = 0.25 V for VD = 0.5 V and shifts to
more positive VG with increasing VD, while the leakage current at VG = 0 V increases exponentially.
For the p-type TFET Ipmin is very close to VG = 0 V for VD = 1 V, but moves to negative voltages
while increasing VD. As a consequence, the off state is degraded due to the ambipolar branch at
VG = 0 V in both cases. The effect of stronger ambipolar contribution at larger VDD causes even
stronger degradation with increasing supply voltage, however, this is irrelevant since TFET logic
will be designed to operate at small VDD.
The symmetry of the I −V characteristics, the good saturation and especially no ”S”-shape are
mandatory for high gain and good noise margins with respect to the inverter performance. Large
ID is beneficial to achieve fast response times.
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Figure 6.5: Measured ID−VD characteristics of n- and p-type NW-TFETs with 40 nm×6 nm
and 200nm channel length.
6.4.1 Static Voltage Transfer Characteristics
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Figure 6.6: Voltage transfer characteristics and gain of C-TFET inverter fabricated with
40 nm×6 nm n- and p-type NW-TFET with LG = 200 nm.
Fig.6.6 shows the VTC of a NW C-TFET inverter with a gate length of LG = 200 nm for various
supply voltages from VDD = 1.2 V to VDD = 0.2 V. In the range of small VIN the signal is logically
inverted to VOUT ≈ VDD. Also at a high VIN = VDD the output signal shows the logic negation
VOUT ≈ 0 V. A sharp transition at ∼ VDD/2 was observed for all curves, even at very small supply
voltages of VDD = 0.2 V.
As a measure for the switching transient of the VTC the gain ∂∂VIN VOUT was calculated. Fig.6.6
shows the corresponding gain for various VDD from VDD = 0.2 V to VDD = 1.2 V extracted from
the curves in Fig.6.6. A high gain of 57 was achieved at VDD = 1.2 V. Decreasing VDD results
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in smaller gain. At 0.2 V a value of 4 could still be obtained, which demonstrates the potential
for low power applications. Compared to inverters published in the literature the presented TFET
inverters show large gain [85] [86] [87].
Fig.6.7 shows the VTC and the extracted noise margins at VDD = 1 V and VDD = 0.4 V.
Large noise margins of NMH = 0.55 V for the high level and NML = 0.39 V for the lower level
are demonstrated for VDD = 1 V. A small shift of the transition of about +0.1 V was observed.
Even at low VDD the inverters show a reasonable large noise margin. For VDD = 0.4 V in Fig.6.7
NMH = 0.21 V and NML = 0.14 V were extracted.
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Figure 6.7: VTC for a NW c-TFET inverter at VDD = 0.4 V and VDD = 1 V showing large
noise margins and lower ambipolar degragation at smaller VDD.
As expected from the ID−VG characteristics the degradation due to the ambipolarity has smaller
impact at smaller VDD. In section 6.5 the impact of the ambipolarity on the VTC is discussed in
more detail.
6.5 Ambipolar effects
As discussed above ambipolar effects cause a degradation of the inverter characteristics. In the
band structure in Fig.6.3 ∆VP and ∆VN indicate a potential variation in the form:
VIN = 0V → VOUT = VDD −∆Vp (6.2)
and
VIN = VDD → VOUT = 0V + ∆Vn (6.3)
For VIN = VDD the n-TFET is conductive and the p-TFET is supposed to be switched off. Thus,
the VDD potential drops at the p-TFET, namely between VOUT and GND. However, the potential
difference at VOUT and the channel of the p-TFET equals VDD. Holes are injected by BTBT into
6.5. Ambipolar effects 95
the p-TFET drain and the potential at VOUT increases. With increasing VOUT , BTBT decreases
exponentially until equilibrium is reached at VOUT −∆VP . In the opposite state where VIN = 0 the
same issue is found for the VOUT potential. Band to band tunneling in the n-TFET drain becomes
possible if VOUT → 0 V. The output voltage will increase to VOUT + ∆VN .
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Figure 6.8: ID − VD load line plot of n- and p- NW TFETs in logscale for VDD = 2 V (left)
and VDD = 1 V (right) indicating high leakage currents and voltage drop ∆VN/P .
To determine the operating points in the static states of the inverter InD −V nD of the n-TFET is
plotted together with the IpD−V pD+VDD of the p-TFET to obtain the load line plot. A logarithmic
scale was applied to illustrate the effects in the regime of low currents. Fig.6.8 shows the measured
load line plot of a n- and p-type TFET in log scale for VDD = 2 V (left) and VDD = 1 V (right).
The operating curves of the inverter for six logic states from VG = 0 V to VG = VDD are displayed.
The intersection points are highlighted in red dots. In case of VG = 0 V the n-TFET is in off
state while the p-TFET is on. At V nD = VDD and V
n
G = VIN = 0V the n-TFET has a large
ambipolar current of 102 µA/µm. The interception of the corresponding p-TFET shows a ∆Vn of
0.3 V and 0.2 V for VDD = 2 V and VDD = 1 V, respectively. This corresponds to the voltage drop
at VIN = 0 V in the VTC. In the opposite state where V
p
D = 0 V and V
p
G = VIN − VDD = 0V
the voltage drop from the p-TFET was extracted. Similar to the n-TFET the p-TFET shows
large ambipolar current. The intersection is observed at ∆Vp of 0.3 V and 0.1 V for VDD = 2 V
and VDD = 1 V, respectively. Increasing the absolute gate voltage |V n/pG | reduces the ambipolar
contribution in the ID − VD characteristics. Saturation regions appear for n- and p-TFETs. The
intersection points move closer to the VOUT = 0 V and VOUT = VDD axis. The degradation at the
output potential is weaker. This is reflected in the slope of the VTC from the stable state to the
transition. Close to the transition points the curves saturate completely and a large noise margin
was found in the VTC.
As already shown in Fig.6.4 the minimum current Imin depends on the applied VDD. To
obtain the smallest contribution of the parasitic ambipolar branch the workfunctions have to be
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Figure 6.9: Simulated ID − VG and load line plot demonstrating low leakage if the work-
function is adjusted.
modified for the n- and p-TFET seperately. Imin of the targeted VDD thus has to be shifted to
V
n/p
G = 0 V for both devices. By applying TCAD simulations the improvement of C-TFET inverters
by workfunction tuning was studied. The simulations were performed using the model for the IIS
pocked TFET with strained junctions developed in section 4.7.1. The ID−VG characteristics match
the experiment sufficient to predict the impact of tuning Wn/p. For the simulation the optimization
was performed for an inverter working at VDD = 1 V. The shifs of W were included as a change in
the workfunction as ∆Wn = −0.5 V and ∆Wp = +0.4 V to the initial value. Fig.6.9 (left) shows
the initial ID − VG characteristics of n- and p-TFETs with the strong ambipolar characteristics.
As in the experiment the n-TFET shows larger ambipolarity. After tuning Wn and Wp the curves
show the minimum current Imin at VG = 0 V and ambipolar contribution was eliminated. The right
plot of Fig.6.9 shows the load line in logscale for both scenarios. The dashed lines correspond to
the unmodified W , the solid lines to the devices with optimized Wn/p. The blue curves show the
n-TFET and the green the p-TFET in the two static cases VIN = 0 V and VIN = 1 V. As a guide
for the eyes the intersections were marked with red and green points. As observed in the measured
load lines of Fig.6.8 the n-TFET and p-TFET do not show saturation at VIN = V
n
G = 0 V and
VIN = V
p
G + 1 V = 1 V, respectively. The intersection points (red) appear at V
0
OUT = 0 V + ∆Vp
and V 1OUT = 1 V−∆Vn with ∆Vn = 0.15 V and ∆Vp = 0.1 V. Tuning Wn/p can solve the problem.
The saturation occurs over a wide range of VDD for both TFETs. The intersection points move to
0 V and VDD, the voltage shifts tend to zero ∆Vn/p → 0 V.
Fig.6.10 illustrates the effect of Wn/p tuning on the VTC. The degradation in the standby states
is avoided. The curve shows VOUT ≈ VDD for VIN → 0 V and VOUT ≈ 0 V for VIN → VDD. Most
importantly the large gain was conserved as it is not influenced in first order. The noise margins
were slightly degraded in the inverter with corrected Wn/p. The transition region is located in the
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regime of larger current, where the saturation is slightly smaller. This effect, however, was very
small as can be seen in the graph.
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Figure 6.10: Simulated VTC of TFET inverters with adjusted workfunction demonstrates
no degragation due to ambipolarity.
6.6 Power consumption
The aim of TFET integration in logic circuits is to reduce power consumption of the device. Re-
cently Chang and Frank demonstrated that TFETs are more power efficient than CMOS at low
VDD < 0.3 V [51]. In this chapter it will be shown that the dynamic power can be reduced with
TFETs. As a concept to lower the dynamic power consumption LG scaling will be applied to
TFETs.
The power consumption of a CMOS/CTFET inverter consisting of two devices can be written
as
Ptot = Pdyn + PSC + Pstat. (6.4)
Pdyn corresponds to the dynamic power consumed to charge or discharge the load capacitor, PSC
to the short circuit power if both transistors are turned on and Pstat the static power at standby.
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Steady-state power dissipation
The static power dissipation of an inverter can be easily estimated from the product of the leakage
current Ileak and the supply voltage VDD:
Pstat = IleakVDD, (6.5)
where Ileak is the leakage current through the inverter in stable state. The leakage of n-TFET and
p-TFET can be different and will be extracted separately.
Dynamic power consumption
Two contributions add to the dynamic power dissipation if the inverter is changing its logic state.
The dynamic power dissipation Pdyn due to charging and discharging the output capacitor, and
the short circuit dissipation PSC as both transistors are switched on. The load capacitance has
to be charged with the p-TFET in the cycle from 0 to VDD, and discharged from the n-TFET in
the high to low transition of VDD. The energy per switching cycle Edyn can be calculated for each
transition from the load capacitance CL and VDD as:
EDYN = CLV
2
DD. (6.6)
Now, if the inverter switches its state over a period with the clock rate f the switching activity P
has to be taken into account for the power consumption and can be written as:
PDYN = CLV
2
DDP0→1f = C
efffV 2DD (6.7)
where f is the clock rate and P0→1 the probability that a clock event switches the inverter state.
It can be included in an effective capacitance Ceff that represents the capacitance switched per
clock.
The second contribution results from the short circuit leakage current when both transistors
are switched on. The energy consumed per switching can be calculated from VDD and the short
circuit peak current Ipeak during the transition:
PSC = IpeakVDDtsc, (6.8)
where tsc represents the transition time that the inverter needs to change its state. The short circuit
power consumption is a strong function of the switching time when both transistors are conducting.
In other words, the rise and fall times of the input and output signal determine the duration of
short circuit current in the device. Generally speaking a fast inverter consumes less power. The
peak current during the switching is determined from the load line plot.
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Extraction of inverter power consumption from the load line plot
Leakage and peak currents of the C-TFET inverter are extracted from the load-line plot. Due to
the small saturation region of the n-TFET the intersection appears at very large drain current of
ID > 10 µA/µm and ID > 0.1 µA/µm at VOUT ≈ 1.7 V and VOUT ≈ 0.8 V for VDD = 2 V and
VDD = 1 V, respectively. In inverse condition of VG = VDD the ambipolar p-TFET causes large
leakage current for VDD = 2 V and VDD = 1 V as well. At smaller supply voltages the inverter
leakage drops due to the exponential connection between VDD and I
p/n
D .
As stated above it is necessary to tune the workfunction of the metal gate in order to reduce
standby leakage in ambipolar TFETs. Actually, the workfunction should be adjusted for each
targeted supply voltage VDD if the variation of Imin is large with VDD. The minimum leakage
current in the TFET Ileak(VDD, VG) is achieved for the lowest interception point of the two devices
and depends on the applied VDD and VG. The gate voltage corresponding to the lowest leakage
has to be set to V minGn = 0 V for the n-TET and V
min
Gp = VDD for the p-TFET by gate workfunction
tuning. Both TFETs have to be adjusted separately for the optimum off-leakage conditions. This
is reflected in the interception points in the load line plots. At VDD = 2 V the TFETs show
the lowest leakage at V minGn = 0.6 V for the n-TFET and V
min
Gp = −0.6 V for the p-TFET at
VOUT = 0 V. At VDD = 1 V, however, the ideal working point would be achieved at V
min
Gn = 0.4 V
and V minGp = −0.4 V. The metal workfunction has to be set to -0.4 eV for n- and +0.4 eV for the
p-TFET to achieve lowest power consumption in the inverter working at VDD = 1 V.
Table 6.1 shows the extracted standby and dynamic power for VDD = 1 V and VDD = 2 V. The
calculated Icorrleak corresponds to the same device with an optimized workfunctions. The energy per
switching cycle was determined by assuming that the load capacitance equals the charges stored in
the off transistor.
As expected the static power is reduced for lower VDD. For a small value of VDD = 0.25 V
the static power was extracted as less than 0.25·10−3nW/µm which is a surprisingly low value.
Compared to state of the art CMOS characteristics the corrected static power consumption com-
pares with ULP devices for VDD < 1 V [90]. In fact, the off leakage current Ileak is larger than
the switching current Ipeak which is in contrast to the desired inverter operation. In a device with
optimized W and suppressed ambipolar behavior Ioff will be lower than Ipeak. The short circuit
peak energy consumption P peakSC resulting from the peak current Ipeak is comparably low. The
exponential dependence of saturation current and gate voltage in a TFET causes a device that is
in the on-state to switch off more efficient than a MOSFET. Thus the transition region is in the
regime of lower leakage currents [85]. For the devices displayed in table 6.1 the peak power P peakSC
shows a strong decrease with lower VDD attributed to the exponential ID − VG behavior.
Concerning energy per logic transition the NW-TFETs compare well to published 50 nm-100 nm
node MOSFET inverters [91]. However, for fair comparison the response times and Ion certainly
should be taken into account as well.
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Table 6.1: Static and peak power consumption for NW-TFETs for VDD = 2 V and VDD =
1 V as deduced from Fig.6.8.
VDD Ileak I
corr
leak P
corr
stat Ipeak Ppeak Edyn
(V ) (µA/µm) (µA/µm) (nW/µm) (µA/µm) (nW/µm) (pJ)
2
45
1.2 2.4 · 103 1.5 3 · 103 30
31
0.2
1
0.6
9·10−3 9 4·10−3 4 7.5
0.25 1·10−6 0.25·10−3 1·10−4 0.25·10−1 0.5
6.7 Time response of C-TFET inverters
Time resolved measurements were performed to check the device applicability for transistor logic.
As a general form to express the propagation delay the voltage dependent capacitance CL(v) and
current i(v) given as
tp =
v2∫
v1
CL(v)
i(v)
dv, (6.9)
where v1 and v2 are the initial and final voltage. Assuming ideal input signal rise and fall times
and an average on resistors R
n/p
eq the time constants from the high to low level can be derived as
[92]
tH→L = ln(2)RneqCL (6.10)
and
tL→H = ln(2)RpeqCL, (6.11)
where CL corresponds to the load capacitance of the circuit that has to be charged and discharged
during the transition. The devices presented in this chapter have zero fan-out, meaning that the
load capacitance is determined by charges stored in the off transistor. Using equations 6.10 and 6.11
the rise and fall times can be estimated. The equivalent average resistors R
n/p
eq can be determined
from the output characteristics a the corresponding VDD, while the oxide capacitance is given in
equation 3.21. The capacitance stored in the off transistor is assumed to be the oxide capacitance
in accumulation because electron and holes are injected in the TFETs. Assuming CL and R
p
eq the
rise time for a nanowire C-TFET inverter tL→H can be calculated as 17.5 ns at VDD = 0.5 V.
To measure the time response an alternating voltage signal was applied to the gates of the
inverter. The VIN waveform was generated by an arbitrary waveform generator (AWG) and varied
between 0 V and VDD. VDD and GND were supplied by a constant voltage source. All terminals
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were connected by coaxial probe needles suitable for high frequency measurements. The minimum
rise and fall times that can be measured with the setup are 40 ps and thus much smaller than the
estimated inverter delay.
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Figure 6.11: Time response of a NW C-TFET inverter at VDD = 1 V showing an overshoot
prior the transition.
Fig.6.11 shows a plot of measured VIN and VOUT signals versus time for a nanowire C-TFET
with characteristics with a gate length of 50 nm. The black line corresponds to the input signal
VIN and alternates between 0 V and 1 V with a pulse length for VIN of 40 ns. The rise and fall
times taken between 10% and 90% (tr/f (10 − 90)) of VIN , are shorter than 100 ps. The red line
shows VOUT of the NW C-TFET inverter. Changing the input signal from 0 V to 1 V the output
signal changes its state from 1 V to 0 V and saturates. The 40 ns pulse seems sufficient to switch
the inverter to change into quasi static state. Changing the input back to 0 V the output signal
switches forthwith. In the regime close to the transition the output signal shows an overshoot. Two
reasons were found to explain the peak prior the transition. In the static case the output signal
is degraded due to the ambipolar behavior as explained above. During the switching of the input
signal from one static state into the other, the signal passes the transition region in the VTC which
has higher amplitude close to NMIL and NMIH . Moreover, the large gate to drain capacitance
causes an enhanced Miller effect in TFETs which limits the switching speed and enhances power
dissipation. The steep voltage step from the input signal is coupled to the output terminal by the
large gate drain capacitance [93][94][95].
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Figure 6.12: Time response of TFET inverters with different channel length and geom-
etry. The red and green lines correspond to a planar SOI inverters with LG = 200 nm and
LG = 50 nm, respectively. The blue line shows the response of a NW-CTFET with LG = 50 nm.
Fig.6.12 compares time response of various devices with VDD = 0.5 V. The red and green curve
corresponds to a planar C-TFET inverter with LG = 200 nm and LG = 50 nm, respectively. The
blue curve shows the characteristics of a NW C-TFET inverter with LG = 50 nm. Obviousely,
rise and fall times improve significantly by decreasing the channel length to 50 nm (red and green
curve). Considering the maximum frequency of the device as the inverse of the time needed to reach
quasistatic state, the planar inverter with a channel length of 50 nm could theoretically operate at
a maximum frequency of about ∼ 10 MHz at 0.5 V. As already seen in Fig.6.11 all curves show a
large overshoot prior the signal changes its state.
The nanowire inverter with LG = 50 nm shows improved switching speed, exhibiting the smallest
rise and fall times of all devices. The maximum frequency at 0.5 V is estimated to be 18 MHz,
significantly faster than the planar inverter. For all devices the rise times are smaller than the fall
times. The reason can be understood by considering equation 6.11. The larger average resistors
from the n-TFET increase the time needed to discharge the p-TFET. The measured rise and fall
times are in good agreement with the above estimation based on equations 6.11/6.10.
Fig.6.13 shows a quantitative analysis of the rise and fall times of the fastest inverters fabricated
in this work. As common the variation of the output signal between 10% and 90% was determined,
resulting in a rise time of 8 ns and a fall time 3 ns. At VDD = 1 V the rise time is larger than the
fall time. Although the p-TFET has larger current than the n-TFET, the larger ambipolar branch
in the n-TFET is more pronounced at higher VDD.
6.7. Time response of C-TFET inverters 103
0.0
0.5
1.0
V O
U
T (
V)
 
 
50 60
VDD=1V
Time (ns)
0.0
0.5
1.0
 
 
V O
U
T (
V)
10 20
LG= 50nm
NW  TFET inverter
Time (ns)
VOUT(10-90)
tr(10-90)tf(90-10)
VOUT(90-10)
Figure 6.13: VOUT of a NW C-TFET inverter with LG = 50 nm at VDD = 1 V. Rise and
fall times were determined in between 10% and 90% of the settling levels.
The propagation delay tp is a measure for the dynamic characteristics simplifying a transistor
to transistor comparison. tp is given by the arithmetic mean of the rise and fall times t
10→90
r , t
90→10
f
between 10% to 90% of the signal:
tp =
t10→90r + t90→10f
2
(6.12)
Fig. 6.14 shows the extracted response times of planar and nanowire inverters at VDD = 1 V
and VDD = 0.5 V. Due to the exponential dependence of the supply voltage on the drive current,
the response times decrease strongly with larger VDD. All devices show significant improvement for
the smaller channel lengths. As discused in section 4, improved resistance can not be the reason for
the faster response as the current even drops with smaller channel length. The impact of scaling
the load capacitance CL to the response times determines the faster switching. Furthermore, the
delay times are smaller for all measured NW inverters as compared to the planar SOI TFETs.
Higher strain and a smaller λ due to steeper dopant gradients and improved electrostatic control
allow larger drive currents and thus faster switching. Compared to state of the art CMOS inverters
operating at 1 V VDD the response time has to be improved by a factor of 10
−3 − 10−2 [96].
Even ultra low power (LP-)CMOS inverter operating at 0.5 V show delay times in the regime of
10 ps [97][98][99]. The comparatively small Ion is the biggest issue concerning the time response
of TFET inverters. Assuming the channel capacitance to be constant, an improvement of Ion
by ∼1000 would be necessary to compete with LP-CMOS. However, for a low supply voltage of
VDD = 0.5 V the fabricated TFET inverter demonstrate reliable operation and show low dynamic
power consumption. Comparing planar to NW devices with LG = 50 nm with an equal propagation
delay of 20 ns the static power consumption of a NW C-TFET was significantly reduced from
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Figure 6.14: Extracted propagation delay tp for planar and nanowire C-TFET inverters
with various LG
103nW/µm to 5nW/µm. The energy per switching was reduced from 50 to 1.8 pJ.
For the first time, the transient time response of TFET inverters could be demonstrated. All
devices show overshoots related to an enhanced Miller capacitance. In addition, a clear tend was
observed: Scaled devices, specifically scaled NW TFETs, show superior performance due to better
electrostatics, smaller capacitance and reduced sensitivity for TAT.
6.8 Summary
The insights obtained for TFETs in inverters as a candidate for low power logic circuits were
summarized. A process was developed to fabricate TFET inverters with very short channel length
down to only 50 nm. Easy integration in existing CMOS technology is possible since conventional
top-down approach was used comparable to common Fin FET processes. Symmetric n- and p-
TFETs show surprisingly good static inverter characteristics. A sharp transition at ∼ VDD/2 with
a large noise margin was achieved. A high gain was extracted due to the good saturation in the
transition region, even at very low VDD = 0.2 V.
Low leakage power consumption was achieved in TFET inverters. Some difficulties were found
for the ambipolar TFETs. Tuning of the workfunction is essential before TFETs can be integrated
in logic circuits. Methods to suppress the ambipolar branch have to be included as well. The
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approach presented in chapter 5 in combination with workfunction engineering are promising to
further improve inverter characteristics and power consumption.
For the first time the time delay of the inverter circuit was measured. As expected, the large
resistance and the naturally large gate drain capacitance limit the delay times to the regime of ns.
It was demonstrated that scaling the channel length in TFETs improves the delay time. Moreover,
changing the channel geometry to trigated NW layout improved the time response further. TFETs
have big potential to significantly lower the power consumption in logic circuits while maintaining
the processing speed.
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Chapter 7
Summary and Outlook
Within the course of this thesis the concept of band to band tunneling for low power transistors was
investigated. Besides good electrostatics of the Si-TFET, source and drain junction engineering is
the key to gain large tunneling transmissions in a TFET. Epitaxial and polycrystalline Ni based
silicides were included as source and drain metal of TFETs as a concept to achieve low resistivity
contacts with perfect alignment to the gate. Replacing polycrystalline NiSi by epitaxial NiSi2
can decrease the line edge roughness, contact resistivity and improve the thermal stability. The
integration of silicides into TFET technology was elaborated in three stages.
 First, the implementation of epitaxial silicides in scaled Schottky barrier MOSFETs with
small channel length down to LG = 20 nm demonstrated the feasibility of scaled devices.
 Second, the concept of IIS was developed as an approach to lower the Schottky barrier height
by dopant segregation at low temperatures.
 Finally, the knowledge of SB MOSFETs and IIS was transferred to TFETs. Perfect control
of Ni diffusion, steep junctions and the opportunity to fabricate free standing low resistivity
wires with local strain at the junction provide high tunneling rates and steep slopes.
The development of a gate first process with high-k/metal gate made the integration of epi-
silicides possible. The Ni diffusion was controlled during the self aligned process, which required
a defect free non-implanted silicon. This new approach allowed the realization of short channel
Schottky Barrier (SB) MOSFETs. Scaling the SB-MOSFETs to very short channel length of 20 nm
revealed that the performance does not follow conventional scaling rules. For channel lengths below
the scaling limit (5 λ) the on current drops with decreasing channel length. The large depletion of
Schottky contacts reached far into the channel. Overlap of the source and drain potentials results in
decreased tunneling probability at the SB junctions. As a solution to decrease the channel depletion
NW trigate devices with better electrostatics and smaller effective Schottky barrier heights by
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dopant segregation were fabricated. In order to control the Ni diffusion during silicidation the
implantation was performed after silicidation. Followed by a subsequent anneal dopants diffuse to
the silicide/silicon interface. Scaling the gate length to 30 nm was successfully demonstrated. More
importantly, properties of the junction of the device have been investigated. The doping level, the
diffusion length of dopants and the gradient could be extracted from the conventional MOSFETs
in planar and NW trigate architectures. Even though the specific contact resistivity was low, the
contact resistance was comparatively large. The contact area of the device was too small to supply
large currents for the device. For TFETs however the injection mechanism is different. A small area
with good electrostatic control is beneficial to suppress trap assisted tunneling (TAT) on the large
contact area that has poor gate control deep below the surface. To obtain a device breaking the
physical limitation of 60 mV/dec of the inverse subthreshold slope well known problems in TFET
technology were adressed. One major issue to obtain higher tunneling transmission is the realization
of steep doping profiles. Implantation and high temperature activation yield to broard profiles and
high thermal budgets. Additionally, in a nanowire layout large access resistances were obtained in
directly implanted wires. By making use of ion implantation into silicide with a subsequent thermal
anneal (IIS), several problems have been solved at once: Low resist access, perfect gate alignment,
high source/drain doping and steep profiles were achieved in NW trigate TFETs.
Consequently, the devices show excellent performance and compare to the best p-TFETs pub-
lished in literature so far. Large Ion was achieved for all the TFETs. The gain in electrostatic
control by changing the device architecture from planar structures on SOI to trigate NW and fi-
nally to free standing gate all around TFETs resulted in an improvement of Ion for almost 3 orders
of magnitude. At the same time the minimum subthreshold slopes were reduced to 60 mV/dec for
p-TFETs and to 50 mV/dec for n-TFETs. The average slopes, however were still worse than for
MOSFETs which is a conceptual problem in TFETs if the gate voltage is large. A TFET with a
tunneling probability close to 1 can have the small slopes in the regime of large currents. Within
the frame of this thesis the effect of strain in silicon was investigated experimentally and by simu-
lations. It could be demonstrated that external stressors, like the TiN gate can boost the tunneling
probability if the junction is tensile-strained. The activation energy of trap states in the bandgap
was extracted and it was found out, that TFETs with better electrostatics have smaller contri-
bution of trap assisted tunneling (TAT). In low temperature analysis the temperature dependent
bandgap has the largest influence to the electrical characteristics in the on-state. If the TFETs are
switched off the subthreshold swing is influenced by TAT and phonon absorption assisted tunneling.
Both are suppressed at low T and the TFETs show steep switching dominated by BTBT. At room
temperature TAT could be suppressed by pulsed measurements, due to the relatively large trap life
times in low doped Si channel.
Channel length scaling of TFETs in top down fabricated Si wires could be demonstrated without
the necessity of implantation masks. All fabrication steps were based on conventional silicon clean
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room processes. The integration in common device technology was maintained during the process
development. For a first demonstrator of a small TFET logic circuit TFETs were integrated in
inverter circuits.
It was demonstrated that the standby and dynamic power consumtion in complementary TFET
inverters can be low. Tuning of the metal gate workfunctions still should be investigated, which is
a technical issue as common in state of the art CMOS. Simulations indicated that a shift of the
metal workfunctions of < ±0.4 V is sufficient for operation at VDD < 1 V. One disadvantageous
feature of the fabricated C-TFETs was found in their ambipolar behavior. Due to the symmetry
of the devices large leakage currents may appear if the workfunctions were not adjusted. As a part
of this work a solution was elaborated. The reduction of dopants at the drain could reduce the
ampipolar branch while keeping the resistance low according to experiment and simulation.
To our knowledge the time response was measured in C-TFET inverters for the first time. The-
oretically predicted large overshoots due to enhanced Miller capacitance have been experimentally
demonstrated. The rise and fall times correspond to the estimations based on RC calculations.
Due to the large resistance the transient response was much larger than in CMOS. By scaling the
channel length from 200 nm to 50 nm the delay times were reduced by a factor of 2. It could be
demonstrated that Ion is the limiting component for fast RC circuits. An improvement of the drive
current would be necessary to compete with CMOS. If Ioff could be kept low the total power
consumption would be reduced by TFETs.
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Figure 7.1: Trigate and GAA TFETs compared with a MOSFET structure of comparable
gate length. Due to good electrostatics the transmission coeficcient of the GAA structure
approaches 1 at low VG and has same Ion and better subthreshold slope than the MOSFET
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The prospects of TFET for highly energy efficient computation has been addressed in this
work. By optimizing the electrostatics and the junctions reasonable high Ion, low Ioff and small
slopes were achieved. For the freestanding GAA NW structures Ion is already comparable with
MOSFETs of the same gate length fabricated during this work and to other work [31]. Fig.7.1
highlights the improvements achieved during this work. The trigate TFET seems far behind the
MOSFET performance. Although the minimum slope was comparable to the MOSFET, typical
VG dependence set in and the average slope was much worse. At large VG the tunneling current
approaches the value obtained for MOSFET of the same gate length. Promising however, are the
characteristics of the GAA TFET. Large BTBT generation was observed at small VG. The device
still has a VG dependent slope but the regime of small slopes can be reached at high currents. The
comparison to the current value of the MOSFET basically demonstrates that in the regime of large
currents the current starts to be limited by the channel resistance. Approaching the limit of full
transmission at very small VG the voltage drops in the channel. It is reasonable to assume that
Ion can be improved by channel length scaling in the GAA device. Compared to the performance
of state of the art CMOS technology, the GAA TFET is still behind. For successful integration
of TFETs in device technology the TFET needs to outperform MOSFETs for ultra low power
applications. Scaling the electrostatics is already approaching its manufacturable limits of state of
the art technology. A promising possibility to improve BTBT are either changing the semiconductor
by a small bandgap material or by implementing highly strained silicon.
7.1 Future prospects
Drain Gate Source
Figure 7.2: TFET layout with external stressors for highly strained source and unstrained
drain
TCAD simulations have demonstrated matching results between experiment and simulations
for IIS pocket TFETs. By applying the models for SBT, BTBT, TAT and strain a prediction of the
performance for slightly modified layout can be made. Due to the comparatively large bandgap of
silicon further improvements of steep slopes at large currents are limited. Small band gap materials
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Figure 7.3: TCAD simulated ID − VG of n- and p-type double gate TFETs with a strained
source junction and undoped drain demonstrating high Ion and low Ioff with weak ambipolar
behavior. Small slopes were achieved even though Hurkx TAT model was included for the
simulations.
allow larger on currents [100] [101]. In the off state however small bandgap materials show poor
slopes and high Ioff in experiments. As the subthreshold characteristics are the main advantage
of TFETs over MOSFETs an improvement of Ion at the expense of poor slopes and Ioff is not
tolerable. Hetero-structures consisting of a small bandgap semiconductor at the source and wide
bandgap semiconductor at the drain are an approach to improve Ion while maintaining Ioff low.
Based on the the findings obtained for silicon based IIS pocket TFETs another approach to
further improve TFET characteristics is proposed. Tensile strain is applied only at the source
of the device, the drain region remains unstrained. Fig.7.2 shows the proposed layout for locally
strained GAA TFETs. As demonstrated in section 4.7.1 the tunneling probability can be improved
by strain. Moreover, the energy band structure of the device resembles that of a hetero-structure.
In combination with a small gap between the gate and a low doped drain the ambipolar behavior
should be avoided.
External stressors attached to the source region of the device provide the strain at the source
junction. It is also conceivable, that the strain is induced by locally relaxing a biaxially strained
SOI. Minamisawa et al. have demonstrated tensile strain in a silicon wire of 4.5% [102].
Fig.7.3 shows simulated ID − VG characteristics of n- and p- IIS pocket TFETs with a strained
source and low doped drain. All parameters applied into the simulations were chosen with respect
to the feasibility of recent clean room process technology. The device consists of a double gate
structure with 8 nm silicon thickness and a gate stack of 0.5 nm SiO2 and 2 nm HfO2 and a gate
length of 100 nm. The source strain measures 4% and ranges 10 nm into the gate region. Doping
levels are 1 · 1020/cm3 at the source and 1 · 1018/cm3 at the drain.
As expected the benefits of this layout are large Ion, low Ioff and suppressed ambipolar behavior.
The greatest progress is the appearance of small slopes in the region of high currents. From
10−6 µA/µm to 10−1 µA/µm the average slope is smaller than 60 mV/dec. BTBT was improved such
as the regime of small slopes was lifted out of the TAT contribution at small ID. All experimental
processes have been established within this work. This route has the potential to outperform ultra
low power CMOS technology. Another important outcome is that a device concept was found to
realize a pure Si TFET which behaves similar to a heterostructure device due to local, ultra-high
strain at the tunneling junction.
One step beyond, the replacement of silicon by Ge or GeSn can be considered. Tensile strained
Ge or GeSn not only provides a significantly smaller EG, but also the transition to a direct band-
gap enhanced tunneling generation and thus ID in a TFET [103]. In [104] and [105] already
two methods were demonstrated to experimentally apply strain to Ge. To fabricate a TFET the
technology environment has of course to be created first to adapt the top down tri-gated NW TFET
process to Ge or GeSn. Major technical issues have to be solved before this concept can be adapted.
Replacing silicon with a smaller band-gap material to improve the device performance will only
work if surface passivation, metallization and doping profiles are well controlled.
Considering the progress in Si technology over the past years it may be assumed that adequate
process control can be achieved within short term to experimentally demonstrate TFET circuits
that outperform CMOS in low power logic circuits. If the same technology level is achieved for
strained Ge as obtained for strained Si the benefits of a small bandgap material come to fruition.
Even other applications may benefit from steep slope TFETs. Calculations suggested power
efficient operation of SRAM cells [106] [107] [108]. TFET typical saturation in the ID − VD char-
acteristics leads to higher energy-efficiency in analog circuits as illustrated in [109]. Also the lower
temperature sensitivity causes less leakage at higher T and smaller VT variation than MOSFETs.
In general one might conclude, that TFET can be applied to many different energy-efficient tech-
nologies. With the limited technological effort of this work a cornerstone to save energy in many
kinds of electronic equipments may have been achieved.
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